summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts
diff options
context:
space:
mode:
authorSascha Hauer <s.hauer@pengutronix.de>2017-01-23 12:36:47 -0200
committerOtavio Salvador <otavio@ossystems.com.br>2017-01-23 14:03:32 -0200
commit5fd79049c122bd0f7bd906f676d3b8d65765a280 (patch)
tree8ea7b4f39077de8ea1c96fcbafdb8d8b817e478d /arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts
parent739f0c753a6df735d66278b4452eb960c0ff6dd1 (diff)
ARM: dts: imx7: Add "LPSR" to LPSR iomux pin names
The i.MX7 has two iomux controllers, the iomuxc and the iomuxc_lpsr. In a board dts we have to make sure that both controllers are supplied with the correct pins. It's way too easy to do this wrong since only a look into the reference manual can reveal which pins belong to which controller. To make this clearer, add "LPSR" to the pin names which belong to the LPSR controller. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Vanessa Maegima <vanessa.maegima@nxp.com> Signed-off-by: Otavio Salvador <otavio@ossystems.com.br>
Diffstat (limited to 'arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts')
-rw-r--r--arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts8
1 files changed, 4 insertions, 4 deletions
diff --git a/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts
index eb4af7df7b3b..350ebe09b9c5 100644
--- a/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts
+++ b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts
@@ -840,7 +840,7 @@
imx7d-12x12-lpddr3-arm2 {
pinctrl_pwm1: pwm1grp {
fsl,pins = <
- MX7D_PAD_GPIO1_IO01__PWM1_OUT 0x30
+ MX7D_PAD_LPSR_GPIO1_IO01__PWM1_OUT 0x30
>;
};
};
@@ -848,19 +848,19 @@
imx7d-sdb {
pinctrl_usbotg1_vbus: usbotg1vbusgrp {
fsl,pins = <
- MX7D_PAD_GPIO1_IO05__GPIO1_IO5 0x14
+ MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5 0x14
>;
};
pinctrl_usbotg2_vbus: usbotg2vbusgrp {
fsl,pins = <
- MX7D_PAD_GPIO1_IO07__GPIO1_IO7 0x14
+ MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7 0x14
>;
};
pinctrl_wdog: wdoggrp {
fsl,pins = <
- MX7D_PAD_GPIO1_IO00__WDOD1_WDOG_B 0x74
+ MX7D_PAD_LPSR_GPIO1_IO00__WDOD1_WDOG_B 0x74
>;
};
};