summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/keystone.dtsi
diff options
context:
space:
mode:
authorDavid Lechner <david@lechnology.com>2017-01-06 11:07:01 -0800
committerSantosh Shilimkar <ssantosh@kernel.org>2017-01-06 11:07:01 -0800
commit1dd5581354547641ef6e19e6a90727a985b1be87 (patch)
treee878e34dddc5e7c4d798c330be1c05acaed82dbc /arch/arm/boot/dts/keystone.dtsi
parent7ce7d89f48834cefece7804d38fc5d85382edf77 (diff)
ARM: dts: keystone: Add "ti,da830-uart" compatible string
The TI Keystone SoCs have extra UART registers beyond the standard 8250 registers, so we need a new compatible string to indicate this. Also, at least one of these registers uses the full 32 bits, so we need to specify reg-io-width in addition to reg-shift. "ns16550a" is left in the compatible specification since it does work as long as the bootloader configures the SoC UART power management registers. Signed-off-by: David Lechner <david@lechnology.com> Signed-off-by: Santosh Shilimkar <ssantosh@kernel.org>
Diffstat (limited to 'arch/arm/boot/dts/keystone.dtsi')
-rw-r--r--arch/arm/boot/dts/keystone.dtsi4
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm/boot/dts/keystone.dtsi b/arch/arm/boot/dts/keystone.dtsi
index 02708ba2d4f4..9152610255ad 100644
--- a/arch/arm/boot/dts/keystone.dtsi
+++ b/arch/arm/boot/dts/keystone.dtsi
@@ -98,7 +98,7 @@
/include/ "keystone-clocks.dtsi"
uart0: serial@02530c00 {
- compatible = "ns16550a";
+ compatible = "ti,da830-uart", "ns16550a";
current-speed = <115200>;
reg-shift = <2>;
reg-io-width = <4>;
@@ -108,7 +108,7 @@
};
uart1: serial@02531000 {
- compatible = "ns16550a";
+ compatible = "ti,da830-uart", "ns16550a";
current-speed = <115200>;
reg-shift = <2>;
reg-io-width = <4>;