summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/mt7623.dtsi
diff options
context:
space:
mode:
authorSean Wang <sean.wang@mediatek.com>2017-06-21 15:49:52 +0800
committerMatthias Brugger <matthias.bgg@gmail.com>2017-07-20 12:58:58 +0200
commitd60129dbeaa7de1c3e349381e7cb6bf543085793 (patch)
treed47a714df434edb916b08c3009db21f8bdcd94fd /arch/arm/boot/dts/mt7623.dtsi
parentd29c071db79ba7c97f91565b333407fbe0794c3e (diff)
arm: dts: mt7623: fixup binding violation missing reset in ethernet node
fix up binding violation where the reset property is required additionally. Cc: John Crispin <john@phrozen.org> Signed-off-by: Sean Wang <sean.wang@mediatek.com> Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
Diffstat (limited to 'arch/arm/boot/dts/mt7623.dtsi')
-rw-r--r--arch/arm/boot/dts/mt7623.dtsi4
1 files changed, 4 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/mt7623.dtsi b/arch/arm/boot/dts/mt7623.dtsi
index d81158b2b02f..016e932e322c 100644
--- a/arch/arm/boot/dts/mt7623.dtsi
+++ b/arch/arm/boot/dts/mt7623.dtsi
@@ -650,6 +650,10 @@
<&ethsys CLK_ETHSYS_GP2>,
<&apmixedsys CLK_APMIXED_TRGPLL>;
clock-names = "ethif", "esw", "gp1", "gp2", "trgpll";
+ resets = <&ethsys MT2701_ETHSYS_FE_RST>,
+ <&ethsys MT2701_ETHSYS_GMAC_RST>,
+ <&ethsys MT2701_ETHSYS_PPE_RST>;
+ reset-names = "fe", "gmac", "ppe";
power-domains = <&scpsys MT2701_POWER_DOMAIN_ETH>;
mediatek,ethsys = <&ethsys>;
mediatek,pctl = <&syscfg_pctl_a>;