summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/r7s72100.dtsi
diff options
context:
space:
mode:
authorChris Brandt <chris.brandt@renesas.com>2017-03-04 17:37:37 -0500
committerSimon Horman <horms+renesas@verge.net.au>2017-03-10 10:17:48 +0100
commit69ed50de582eff6307fd3fa050fdc505731f0a2d (patch)
treec310505cd85b41ca7e6436988c6c39a5318ac0e5 /arch/arm/boot/dts/r7s72100.dtsi
parentc4a59df9de199426b773a15e0c774ae25f628d5d (diff)
ARM: dts: r7s72100: Add watchdog timer
Add watchdog timer support for RZ/A1. For the RZ/A1, the only way to do a reset is to overflow the WDT, so this is useful even if you don't need the watchdog functionality. Signed-off-by: Chris Brandt <chris.brandt@renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'arch/arm/boot/dts/r7s72100.dtsi')
-rw-r--r--arch/arm/boot/dts/r7s72100.dtsi7
1 files changed, 7 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/r7s72100.dtsi b/arch/arm/boot/dts/r7s72100.dtsi
index 614ba79a9774..9b12d73e67dc 100644
--- a/arch/arm/boot/dts/r7s72100.dtsi
+++ b/arch/arm/boot/dts/r7s72100.dtsi
@@ -371,6 +371,13 @@
<0xe8202000 0x1000>;
};
+ wdt: watchdog@fcfe0000 {
+ compatible = "renesas,r7s72100-wdt", "renesas,rza-wdt";
+ reg = <0xfcfe0000 0x6>;
+ interrupts = <GIC_SPI 106 IRQ_TYPE_EDGE_RISING>;
+ clocks = <&p0_clk>;
+ };
+
i2c0: i2c@fcfee000 {
#address-cells = <1>;
#size-cells = <0>;