diff options
| author | Dinh Nguyen <dinguyen@kernel.org> | 2017-01-25 10:01:28 -0600 |
|---|---|---|
| committer | Dinh Nguyen <dinguyen@kernel.org> | 2017-01-25 10:01:28 -0600 |
| commit | 59d94d2ed45d598211feb52566e6a806d17f8a3f (patch) | |
| tree | a64401c658f7a67a57a2554d9e18fc0f19581812 /arch/arm/boot/dts/socfpga_arria10_socdk.dtsi | |
| parent | 7f0f5460d46867a8f980683136a054cff1357780 (diff) | |
ARM: dts: watchdog0 cannot reliably trigger reset
On the Arria10, because of hardware bug, watchdog0 cannot reliably trigger
a reset to the CPU. The workaround would be to use watchdog1 instead.
Also for watchdog1, there is a dependency on the bootloader to enable the
boot_clk source to be from the cb_intosc_hs_clk/2, versus from EOSC1. This
corresponds to the (SWCTRLBTCLKEN & SWCTRLBTCLKSEL) bits enabled in the
control register in the clock manager module of Arria10.
Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
Diffstat (limited to 'arch/arm/boot/dts/socfpga_arria10_socdk.dtsi')
| -rw-r--r-- | arch/arm/boot/dts/socfpga_arria10_socdk.dtsi | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi b/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi index 4c99c99d1752..c57e6cea0d83 100644 --- a/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi +++ b/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi @@ -160,6 +160,6 @@ status = "okay"; }; -&watchdog0 { +&watchdog1 { status = "okay"; }; |