summaryrefslogtreecommitdiff
path: root/arch/arm/mach-exynos/include/mach/irqs.h
diff options
context:
space:
mode:
authorKukjin Kim <kgene.kim@samsung.com>2012-02-10 11:57:53 +0900
committerKukjin Kim <kgene.kim@samsung.com>2012-03-14 02:13:05 -0700
commit171c067c1a3f903fca78f2610794441a7d1e64f3 (patch)
tree62ea5441364f1c2288f5855dbbc6828e9f7808cb /arch/arm/mach-exynos/include/mach/irqs.h
parentb67545fd9b5335c38c028e7984a1bef9e789c8dc (diff)
ARM: EXYNOS: add support uart for EXYNOS4 and EXYNOS5
Actually, the base address of uart is different between EXYNOS4 and EXYNOS5 and this patch enables to support uart for EXYNOS4 and EXYNOS5 SoCs at runtime. Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
Diffstat (limited to 'arch/arm/mach-exynos/include/mach/irqs.h')
-rw-r--r--arch/arm/mach-exynos/include/mach/irqs.h12
1 files changed, 12 insertions, 0 deletions
diff --git a/arch/arm/mach-exynos/include/mach/irqs.h b/arch/arm/mach-exynos/include/mach/irqs.h
index 1d401c957835..f78070ee79f0 100644
--- a/arch/arm/mach-exynos/include/mach/irqs.h
+++ b/arch/arm/mach-exynos/include/mach/irqs.h
@@ -173,4 +173,16 @@
/* Set the default NR_IRQS */
#define NR_IRQS (IRQ_TIMER_BASE + IRQ_TIMER_COUNT)
+#define EXYNOS4_IRQ_UART0 IRQ_SPI(52)
+#define EXYNOS4_IRQ_UART1 IRQ_SPI(53)
+#define EXYNOS4_IRQ_UART2 IRQ_SPI(54)
+#define EXYNOS4_IRQ_UART3 IRQ_SPI(55)
+#define EXYNOS4_IRQ_UART4 IRQ_SPI(56)
+
+#define EXYNOS5_IRQ_UART0 IRQ_SPI(51)
+#define EXYNOS5_IRQ_UART1 IRQ_SPI(52)
+#define EXYNOS5_IRQ_UART2 IRQ_SPI(53)
+#define EXYNOS5_IRQ_UART3 IRQ_SPI(54)
+#define EXYNOS5_IRQ_UART4 IRQ_SPI(55)
+
#endif /* __ASM_ARCH_IRQS_H */