summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/board-e1853-panel.c
diff options
context:
space:
mode:
authorAshwin Joshi <asjoshi@nvidia.com>2012-07-27 15:54:22 +0530
committerSimone Willett <swillett@nvidia.com>2012-08-08 14:03:51 -0700
commit39f69f846f7dec18b920a48eb8bd1de6d291dd6e (patch)
tree01c32a228b5df44952463e63e89a0821aca2a83a /arch/arm/mach-tegra/board-e1853-panel.c
parent42910ff9b782d27629c038c4d2f6e0024ee205f1 (diff)
ARM: tegra: e1853: Add board support for e1853
E1853 is T30 based Automotive platform. Changes done: 1. New board specific files added 2. Added new machine number for E1853 3. Added pinmux configuration for E1853 Bug 966833 Bug 1018258 Signed-off-by: Ashwin Joshi <asjoshi@nvidia.com> Change-Id: Ibf1093f59e10a0a5cfa42a177c21c0db01983196 Reviewed-on: http://git-master/r/118000 Tested-by: Ashwin Joshi <asjoshi@nvidia.com> Reviewed-by: Sandeep Trasi <strasi@nvidia.com> (cherry picked from commit ad9dd1b3242f23c0f46eaf92ab49f495c06f330f) Reviewed-on: http://git-master/r/119580 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
Diffstat (limited to 'arch/arm/mach-tegra/board-e1853-panel.c')
-rw-r--r--arch/arm/mach-tegra/board-e1853-panel.c146
1 files changed, 146 insertions, 0 deletions
diff --git a/arch/arm/mach-tegra/board-e1853-panel.c b/arch/arm/mach-tegra/board-e1853-panel.c
new file mode 100644
index 000000000000..1e6c7ab60907
--- /dev/null
+++ b/arch/arm/mach-tegra/board-e1853-panel.c
@@ -0,0 +1,146 @@
+/*
+ * arch/arm/mach-tegra/board-e1853-panel.c
+ *
+ * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ *
+ */
+
+#include <linux/resource.h>
+#include <asm/mach-types.h>
+#include <linux/platform_device.h>
+#include <linux/nvhost.h>
+#include <linux/nvmap.h>
+#include <mach/irqs.h>
+#include <mach/iomap.h>
+#include <mach/dc.h>
+#include <mach/fb.h>
+
+#include "board.h"
+#include "devices.h"
+#include "tegra3_host1x_devices.h"
+
+static int e1853_panel_enable(void)
+{
+ return 0;
+}
+
+static int e1853_panel_disable(void)
+{
+ return 0;
+}
+
+static struct tegra_dc_mode e1853_panel_modes[] = {
+ {
+ /* 800x480@60 */
+ .pclk = 32460000,
+ .h_ref_to_sync = 1,
+ .v_ref_to_sync = 1,
+ .h_sync_width = 64,
+ .v_sync_width = 3,
+ .h_back_porch = 128,
+ .v_back_porch = 22,
+ .h_front_porch = 64,
+ .v_front_porch = 20,
+ .h_active = 800,
+ .v_active = 480,
+ },
+};
+
+static struct tegra_fb_data e1853_fb_data = {
+ .win = 0,
+ .xres = 800,
+ .yres = 480,
+ .bits_per_pixel = 32,
+};
+
+static struct tegra_dc_out e1853_disp1_out = {
+ .align = TEGRA_DC_ALIGN_MSB,
+ .order = TEGRA_DC_ORDER_RED_BLUE,
+ .type = TEGRA_DC_OUT_RGB,
+ .modes = e1853_panel_modes,
+ .n_modes = ARRAY_SIZE(e1853_panel_modes),
+ .enable = e1853_panel_enable,
+ .disable = e1853_panel_disable,
+};
+
+static struct tegra_dc_platform_data e1853_disp1_pdata = {
+ .flags = TEGRA_DC_FLAG_ENABLED,
+ .default_out = &e1853_disp1_out,
+ .emc_clk_rate = 300000000,
+ .fb = &e1853_fb_data,
+};
+
+static struct nvmap_platform_carveout e1853_carveouts[] = {
+ [0] = {
+ .name = "iram",
+ .usage_mask = NVMAP_HEAP_CARVEOUT_IRAM,
+ .base = TEGRA_IRAM_BASE + TEGRA_RESET_HANDLER_SIZE,
+ .size = TEGRA_IRAM_SIZE - TEGRA_RESET_HANDLER_SIZE,
+ .buddy_size = 0, /* no buddy allocation for IRAM */
+ },
+ [1] = {
+ .name = "generic-0",
+ .usage_mask = NVMAP_HEAP_CARVEOUT_GENERIC,
+ .base = 0, /* Filled in by e1853_panel_init() */
+ .size = 0, /* Filled in by e1853_panel_init() */
+ .buddy_size = SZ_32K,
+ },
+};
+
+static struct nvmap_platform_data e1853_nvmap_data = {
+ .carveouts = e1853_carveouts,
+ .nr_carveouts = ARRAY_SIZE(e1853_carveouts),
+};
+
+static struct platform_device *e1853_gfx_devices[] __initdata = {
+ &tegra_nvmap_device,
+};
+
+int __init e1853_panel_init(void)
+{
+ int err;
+ struct resource *res;
+
+ e1853_carveouts[1].base = tegra_carveout_start;
+ e1853_carveouts[1].size = tegra_carveout_size;
+ tegra_nvmap_device.dev.platform_data = &e1853_nvmap_data;
+ tegra_disp1_device.dev.platform_data = &e1853_disp1_pdata;
+
+ res = nvhost_get_resource_byname(&tegra_disp1_device,
+ IORESOURCE_MEM, "fbmem");
+ if (!res) {
+ pr_err("No memory resources\n");
+ return -ENODEV;
+ }
+ res->start = tegra_fb_start;
+ res->end = tegra_fb_start + tegra_fb_size - 1;
+
+#ifdef CONFIG_TEGRA_GRHOST
+ err = tegra3_register_host1x_devices();
+ if (err)
+ return err;
+#endif
+
+ err = platform_add_devices(e1853_gfx_devices,
+ ARRAY_SIZE(e1853_gfx_devices));
+ if (!err)
+ err = nvhost_device_register(&tegra_disp1_device);
+
+#if defined(CONFIG_TEGRA_GRHOST) && defined(CONFIG_TEGRA_NVAVP)
+ if (!err)
+ err = nvhost_device_register(&nvavp_device);
+#endif
+ return err;
+}