summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/power.h
diff options
context:
space:
mode:
authorScott Williams <scwilliams@nvidia.com>2010-07-21 17:02:37 -0700
committerGary King <gking@nvidia.com>2010-07-23 20:39:19 -0700
commit477eedc3c9586ca1ca466d1bbcf3c998e33a3746 (patch)
tree17352c6eb020f5c2a64c772dbbc57bc90fbd96a5 /arch/arm/mach-tegra/power.h
parent4127dd812a018655f73a2dd214fd86cd530388b9 (diff)
tegra: Save CP14 registers as part of CPU suspend context
The CP14 (debug interface) registers were not being saved as part of the CPU suspend context. This can cause attached JTAG debuggers to lose their mind after CPU hotplug or suspend. Change-Id: Ia9cfd8a711160fd1f0852c33e3fb72f15298de85 Reviewed-on: http://git-master/r/4281 Reviewed-by: Scott Williams <scwilliams@nvidia.com> Tested-by: Scott Williams <scwilliams@nvidia.com> Reviewed-by: Aleksandr Frid <afrid@nvidia.com> Reviewed-by: Gary King <gking@nvidia.com>
Diffstat (limited to 'arch/arm/mach-tegra/power.h')
-rw-r--r--arch/arm/mach-tegra/power.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/arch/arm/mach-tegra/power.h b/arch/arm/mach-tegra/power.h
index 78f0c30990fd..57e66cca5569 100644
--- a/arch/arm/mach-tegra/power.h
+++ b/arch/arm/mach-tegra/power.h
@@ -38,6 +38,10 @@
#define TEGRA_POWER_PMC_SHIFT 8
#define TEGRA_POWER_PMC_MASK 0x1ff
+/* CPU Context area (1KB per CPU) */
+#define CONTEXT_SIZE_BYTES_SHIFT 10
+#define CONTEXT_SIZE_BYTES (1<<CONTEXT_SIZE_BYTES_SHIFT)
+
/* layout of IRAM used for LP1 save & restore */
#define TEGRA_IRAM_CODE_AREA TEGRA_IRAM_BASE + SZ_4K
#define TEGRA_IRAM_CODE_SIZE SZ_4K