summaryrefslogtreecommitdiff
path: root/arch/arm/mm/cache-l2x0.c
diff options
context:
space:
mode:
authorPhilippe Schenker <philippe.schenker@toradex.com>2019-07-05 17:55:52 +0200
committerMarcel Ziswiler <marcel.ziswiler@toradex.com>2020-02-12 11:05:59 +0100
commit61357861f0da1ba55deb14f23998a3641b549d20 (patch)
tree76e1c10fe7e15d7b35c3843a97bc5ea2ca86c3f8 /arch/arm/mm/cache-l2x0.c
parent34b07ec98c29750458353b0e2e632589889d4f05 (diff)
ARM: dts: Add initial Iris devicetrees
Signed-off-by: Philippe Schenker <philippe.schenker@toradex.com>
Diffstat (limited to 'arch/arm/mm/cache-l2x0.c')
0 files changed, 0 insertions, 0 deletions