summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/fsl-imx8mq-evk.dts
diff options
context:
space:
mode:
authorRobert Chiras <robert.chiras@nxp.com>2018-08-29 11:45:25 +0300
committerJason Liu <jason.hui.liu@nxp.com>2018-10-29 11:10:38 +0800
commitb1ce455ee4e70586006399e8af3e99178b02b282 (patch)
tree2c1a2eee71572cbd11827948731487ca1764ab8f /arch/arm64/boot/dts/freescale/fsl-imx8mq-evk.dts
parent8534e889d7e12bded6b19aa692052b6c5e635f83 (diff)
MLK-19243: arm64: dts: fsl-imx8mq-evk: fix adv7535 i2c master
Since the rev. B4 of the 8MQ EVK board, the i2c of the DSI was moved from i2c1 to i2c3. Since ADV7535 needs these i2c lines, it was the only one affected by this change. Signed-off-by: Robert Chiras <robert.chiras@nxp.com>
Diffstat (limited to 'arch/arm64/boot/dts/freescale/fsl-imx8mq-evk.dts')
-rw-r--r--arch/arm64/boot/dts/freescale/fsl-imx8mq-evk.dts36
1 files changed, 18 insertions, 18 deletions
diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8mq-evk.dts b/arch/arm64/boot/dts/freescale/fsl-imx8mq-evk.dts
index b4bfc3bc99ff..e4651f4c4049 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8mq-evk.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8mq-evk.dts
@@ -583,24 +583,6 @@
};
};
- adv_bridge: adv7535@3d {
- compatible = "adi,adv7533";
- reg = <0x3d>;
- adi,addr-cec = <0x3b>;
- adi,dsi-lanes = <4>;
- pinctrl-0 = <&pinctrl_i2c1_dsi_ts_int>;
- interrupt-parent = <&gpio5>;
- interrupts = <7 IRQ_TYPE_LEVEL_LOW>;
-
- status = "disabled";
-
- port {
- adv7535_in: endpoint {
- remote-endpoint = <&mipi_dsi_bridge_adv>;
- };
- };
- };
-
dsi_touch: synaptics_dsx_ts@20 {
compatible = "synaptics_dsx";
reg = <0x20>;
@@ -670,6 +652,24 @@
reg = <0x11>;
ak4497,pdn-gpio = <&gpio3 16 GPIO_ACTIVE_HIGH>;
};
+
+ adv_bridge: adv7535@3d {
+ compatible = "adi,adv7533";
+ reg = <0x3d>;
+ adi,addr-cec = <0x3b>;
+ adi,dsi-lanes = <4>;
+ pinctrl-0 = <&pinctrl_i2c1_dsi_ts_int>;
+ interrupt-parent = <&gpio5>;
+ interrupts = <7 IRQ_TYPE_LEVEL_LOW>;
+
+ status = "disabled";
+
+ port {
+ adv7535_in: endpoint {
+ remote-endpoint = <&mipi_dsi_bridge_adv>;
+ };
+ };
+ };
};
&pcie0{