summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
diff options
context:
space:
mode:
authorGuoniu.Zhou <guoniu.zhou@nxp.com>2017-12-08 16:04:55 +0800
committerJason Liu <jason.hui.liu@nxp.com>2019-02-12 10:29:51 +0800
commitaba91cbeefb84c2de0988c6e98948ebb93842632 (patch)
tree837950a0d52618f3f119c4211c250d1a5f01d679 /arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
parent879b9de882cc0bfc6d4a483f0350d046f1abe855 (diff)
MLK-16549-1: mipi_csi: fix camera sensor i2c R/W issue
Because there is a level shifter between mipi csi controller and max9286 camera sensor bridge. We need configure RESET_B and ENABLE pins as GPIO, otherwise the bridge will not work normally. Reviewed-by: Sandor.Yu <sandor.yu@nxp.com> Signed-off-by: Guoniu.Zhou <guoniu.zhou@nxp.com>
Diffstat (limited to 'arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi')
-rw-r--r--arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi9
1 files changed, 9 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
index 11049c4353b3..0e4059fb0da6 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
@@ -1909,6 +1909,15 @@
#interrupt-cells = <2>;
};
+ gpio0_mipi_csi0: gpio@58222000 {
+ compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
+ reg = <0x0 0x58222000 0x0 0x1000>;
+ interrupts = <0 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-parent = <&irqsteer_csi>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ };
+
gpu_3d0: gpu@53100000 {
compatible = "fsl,imx8-gpu";
reg = <0x0 0x53100000 0 0x40000>;