summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
diff options
context:
space:
mode:
authorAndy Duan <fugang.duan@nxp.com>2018-06-05 18:07:29 +0800
committerJason Liu <jason.hui.liu@nxp.com>2019-02-12 10:32:03 +0800
commite44592d26701fb5e76921cae99d37897146cf8ff (patch)
treea8a43bca1ef5c6f626110da4b4ef34df6d02ab25 /arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
parent379ede4dfd95bb669dc9b1e1e539f35f0e95b46b (diff)
MLK-18483-03 ARM64: dts: imx8qm/qxp: add enet sleep mode support
Add enet sleep mode support for imx8qm/qxp platforms. Reviewed-by: Richard Zhu <hongxing.zhu@nxp.com> Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
Diffstat (limited to 'arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi')
-rw-r--r--arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi6
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
index 674fa6a0c37c..a3cb4d60c515 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
@@ -379,11 +379,13 @@
reg = <SC_R_ENET_0>;
#power-domain-cells = <0>;
power-domains = <&pd_conn>;
+ wakeup-irq = <258>;
};
pd_conn_enet1: PD_CONN_ENET_1 {
reg = <SC_R_ENET_1>;
#power-domain-cells = <0>;
power-domains = <&pd_conn>;
+ fsl,wakeup_irq = <262>;
};
pd_conn_nand: PD_CONN_NAND {
reg = <SC_R_NAND>;
@@ -2907,6 +2909,7 @@
fec1: ethernet@5b040000 {
compatible = "fsl,imx8qm-fec";
reg = <0x0 0x5b040000 0x0 0x10000>;
+ interrupt-parent = <&wu>;
interrupts = <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>,
@@ -2919,6 +2922,7 @@
assigned-clock-rates = <250000000>, <125000000>;
fsl,num-tx-queues=<3>;
fsl,num-rx-queues=<3>;
+ fsl,wakeup_irq = <0>;
power-domains = <&pd_conn_enet0>;
status = "disabled";
};
@@ -2926,6 +2930,7 @@
fec2: ethernet@5b050000 {
compatible = "fsl,imx8qm-fec";
reg = <0x0 0x5b050000 0x0 0x10000>;
+ interrupt-parent = <&wu>;
interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>,
@@ -2938,6 +2943,7 @@
assigned-clock-rates = <250000000>, <125000000>;
fsl,num-tx-queues=<3>;
fsl,num-rx-queues=<3>;
+ fsl,wakeup_irq = <0>;
power-domains = <&pd_conn_enet1>;
status = "disabled";
};