summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/imx8qm-xen.dtsi
diff options
context:
space:
mode:
authorPeng Fan <peng.fan@nxp.com>2019-11-27 17:29:13 +0800
committerPeng Fan <peng.fan@nxp.com>2019-11-28 10:26:20 +0800
commitf571934477d17a9546b09ff326b9f418b09c8427 (patch)
tree571352d266126d8e4c86aa792ac2ba4001097998 /arch/arm64/boot/dts/freescale/imx8qm-xen.dtsi
parent9758ebd19b168407ab53585f9b8d3b203ad0b0e7 (diff)
LF-202-5 arm64: dts: imx8qm: add basic dom0/domu dts
Add basic dom0/domu dts for xen on i.MX8QM MEK. Dual display works and emmc passthrough to DomU. Signed-off-by: Peng Fan <peng.fan@nxp.com> Reviewed-by: Leonard Crestez <leonard.crestez@nxp.com>
Diffstat (limited to 'arch/arm64/boot/dts/freescale/imx8qm-xen.dtsi')
-rw-r--r--arch/arm64/boot/dts/freescale/imx8qm-xen.dtsi65
1 files changed, 65 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/freescale/imx8qm-xen.dtsi b/arch/arm64/boot/dts/freescale/imx8qm-xen.dtsi
new file mode 100644
index 000000000000..96656584b53b
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8qm-xen.dtsi
@@ -0,0 +1,65 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ */
+
+&usdhc1 {
+ /delete-property/ iommus;
+};
+
+&usdhc2 {
+ /delete-property/ iommus;
+};
+
+&usdhc3 {
+ /delete-property/ iommus;
+};
+
+&fec1 {
+ /delete-property/ iommus;
+};
+
+&fec2 {
+ /delete-property/ iommus;
+};
+
+&sata {
+ /delete-property/ iommus;
+};
+
+&sata {
+ /delete-property/ iommus;
+};
+
+&usbotg3 {
+ /delete-property/ iommus;
+};
+
+&smmu {
+ /* xen only supports legacy bindings for now */
+ #iommu-cells = <0>;
+};
+
+&dpu1 {
+ fsl,sc_rsrc_id = <IMX_SC_R_DC_0_BLIT0>,
+ <IMX_SC_R_DC_0_BLIT1>,
+ <IMX_SC_R_DC_0_BLIT2>,
+ <IMX_SC_R_DC_0_BLIT_OUT>,
+ <IMX_SC_R_DC_0_WARP>,
+ <IMX_SC_R_DC_0_VIDEO0>,
+ <IMX_SC_R_DC_0_VIDEO1>,
+ <IMX_SC_R_DC_0_FRAC0>,
+ <IMX_SC_R_DC_0>;
+};
+
+&dpu2 {
+ fsl,sc_rsrc_id = <IMX_SC_R_DC_1_BLIT0>,
+ <IMX_SC_R_DC_1_BLIT1>,
+ <IMX_SC_R_DC_1_BLIT2>,
+ <IMX_SC_R_DC_1_BLIT_OUT>,
+ <IMX_SC_R_DC_1_WARP>,
+ <IMX_SC_R_DC_1_VIDEO0>,
+ <IMX_SC_R_DC_1_VIDEO1>,
+ <IMX_SC_R_DC_1_FRAC0>,
+ <IMX_SC_R_DC_1>;
+};