summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dts
diff options
context:
space:
mode:
authorRichard Zhu <hongxing.zhu@nxp.com>2020-05-27 10:11:08 +0800
committerMax Krummenacher <max.krummenacher@toradex.com>2020-11-26 13:51:58 +0000
commitdcec956f9168c7f9a902cd44bd9a577f850de5cc (patch)
tree28174d39047454e49858128ccb126d3de6e18b4a /arch/arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dts
parente2e303b77b3f714687928e27f7a26a31f68a9b58 (diff)
MLK-24171-1 arm64: dts: imx8mp: verify the pcie pll sys ref clock
Verify the PCIe PLL_SYS reference clock source on EVK board. The external OSC clock is used as PCIe REF clock source in default. NOTE: Change the ext_osc of pcie/pcie_phy to '0' when enable SYS_PLL clock mode. Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com> Reviewed-by: Fugang Duan <fugang.duan@nxp.com> (cherry picked from commit 1bda33273eccae3c0d878d34660eca9da1765db0)
Diffstat (limited to 'arch/arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dts')
0 files changed, 0 insertions, 0 deletions