diff options
| author | Xinyu Chen <xinyu.chen@freescale.com> | 2012-11-09 14:11:22 +0800 |
|---|---|---|
| committer | Xinyu Chen <xinyu.chen@freescale.com> | 2012-11-09 14:11:22 +0800 |
| commit | 6f4bfd20b2a1b3a11a2bece474bb806712c4a318 (patch) | |
| tree | bbce838ec6d7decf9a41638333b42cafe4749523 /arch | |
| parent | 274ac335362a56a2033b2dd9dff8d2ef72f518d9 (diff) | |
| parent | c8997b3a0452eb931fed6a9aa3e8046911efd9cc (diff) | |
Merge commit 'rel_imx_3.0.35_12.11.01_RC3' into imx_3.0.35_android_r13.4.y
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/arm/mach-mx6/system.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/mach-mx6/system.c b/arch/arm/mach-mx6/system.c index 6ecd51e9f9ea..6d24f22d156c 100644 --- a/arch/arm/mach-mx6/system.c +++ b/arch/arm/mach-mx6/system.c @@ -157,7 +157,7 @@ void mxc_cpu_lp_set(enum mxc_cpu_pwr_mode mode) * The PUPSCR should include the time it takes for the ARM LDO to * ramp up. */ - __raw_writel(0x202, gpc_base + GPC_PGC_CPU_PUPSCR_OFFSET); + __raw_writel(0xf0f, gpc_base + GPC_PGC_CPU_PUPSCR_OFFSET); /* The PDNSCR is a counter that counts in IPG_CLK cycles. This counter * can be set to minimum values to power down faster. */ |