summaryrefslogtreecommitdiff
path: root/drivers/media/platform/imx8/mxc-isi-cap.c
diff options
context:
space:
mode:
authorSandor Yu <Sandor.yu@nxp.com>2018-05-10 11:25:40 +0800
committerJason Liu <jason.hui.liu@nxp.com>2019-02-12 10:31:46 +0800
commit9ed32af94a58691fb723e837c9e54377ccda9a98 (patch)
tree81c41edc5d762262703f61663303a144de7262ea /drivers/media/platform/imx8/mxc-isi-cap.c
parentc5889844597737275969542e80af3c51654367d3 (diff)
MLK-18267-4: hdmi rx: hdmi rx driver for imx8qm
Enable hdmi rx driver for imx8qm. Driver implement with V4L2 architecture. RGB32 and YUV444 are verified. Signed-off-by: Sandor Yu <Sandor.yu@nxp.com>
Diffstat (limited to 'drivers/media/platform/imx8/mxc-isi-cap.c')
-rw-r--r--drivers/media/platform/imx8/mxc-isi-cap.c10
1 files changed, 6 insertions, 4 deletions
diff --git a/drivers/media/platform/imx8/mxc-isi-cap.c b/drivers/media/platform/imx8/mxc-isi-cap.c
index e8a2b2b001af..ae43f874cd79 100644
--- a/drivers/media/platform/imx8/mxc-isi-cap.c
+++ b/drivers/media/platform/imx8/mxc-isi-cap.c
@@ -167,6 +167,7 @@ struct mxc_isi_fmt *mxc_isi_get_src_fmt(struct v4l2_subdev_format *sd_fmt)
/* two fmt RGB32 and YUV444 from pixellink */
if (sd_fmt->format.code == MEDIA_BUS_FMT_YUYV8_1X16 ||
sd_fmt->format.code == MEDIA_BUS_FMT_YVYU8_2X8 ||
+ sd_fmt->format.code == MEDIA_BUS_FMT_AYUV8_1X32 ||
sd_fmt->format.code == MEDIA_BUS_FMT_UYVY8_2X8)
index = 1;
else
@@ -859,11 +860,11 @@ static int mxc_isi_cap_streamon(struct file *file, void *priv,
int ret;
dev_dbg(&mxc_isi->pdev->dev, "%s\n", __func__);
- mxc_isi_pipeline_enable(mxc_isi, 1);
+ mxc_isi_channel_enable(mxc_isi);
ret = vb2_ioctl_streamon(file, priv, type);
- mxc_isi_channel_enable(mxc_isi);
+ mxc_isi_pipeline_enable(mxc_isi, 1);
return ret;
}
@@ -875,10 +876,11 @@ static int mxc_isi_cap_streamoff(struct file *file, void *priv,
int ret;
dev_dbg(&mxc_isi->pdev->dev, "%s\n", __func__);
- mxc_isi_pipeline_enable(mxc_isi, 0);
+ mxc_isi_channel_disable(mxc_isi);
ret = vb2_ioctl_streamoff(file, priv, type);
- mxc_isi_channel_disable(mxc_isi);
+
+ mxc_isi_pipeline_enable(mxc_isi, 0);
return ret;
}