summaryrefslogtreecommitdiff
path: root/include/linux/regulator/wm8350/wm8350-audio.h
diff options
context:
space:
mode:
Diffstat (limited to 'include/linux/regulator/wm8350/wm8350-audio.h')
-rw-r--r--include/linux/regulator/wm8350/wm8350-audio.h638
1 files changed, 638 insertions, 0 deletions
diff --git a/include/linux/regulator/wm8350/wm8350-audio.h b/include/linux/regulator/wm8350/wm8350-audio.h
new file mode 100644
index 000000000000..406bbcdd76be
--- /dev/null
+++ b/include/linux/regulator/wm8350/wm8350-audio.h
@@ -0,0 +1,638 @@
+/*
+ * wm8350-audio.h -- Audio Driver for Wolfson WM8350 PMIC
+ *
+ * Copyright 2007 Wolfson Microelectronics PLC
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License as published by the
+ * Free Software Foundation; either version 2 of the License, or (at your
+ * option) any later version.
+ *
+ * Revision history
+ * 8th Feb 2007 Initial version.
+ *
+ */
+
+#ifndef __LINUX_PMIC_WM8350_AUDIO_H_
+#define __LINUX_PMIC_WM8350_AUDIO_H_
+
+#define WM8350_CLOCK_CONTROL_1 0x28
+#define WM8350_CLOCK_CONTROL_2 0x29
+#define WM8350_FLL_CONTROL_1 0x2A
+#define WM8350_FLL_CONTROL_2 0x2B
+#define WM8350_FLL_CONTROL_3 0x2C
+#define WM8350_FLL_CONTROL_4 0x2D
+#define WM8350_DAC_CONTROL 0x30
+#define WM8350_DAC_DIGITAL_VOLUME_L 0x32
+#define WM8350_DAC_DIGITAL_VOLUME_R 0x33
+#define WM8350_DAC_LR_RATE 0x35
+#define WM8350_DAC_CLOCK_CONTROL 0x36
+#define WM8350_DAC_MUTE 0x3A
+#define WM8350_DAC_MUTE_VOLUME 0x3B
+#define WM8350_DAC_SIDE 0x3C
+#define WM8350_ADC_CONTROL 0x40
+#define WM8350_ADC_DIGITAL_VOLUME_L 0x42
+#define WM8350_ADC_DIGITAL_VOLUME_R 0x43
+#define WM8350_ADC_DIVIDER 0x44
+#define WM8350_ADC_LR_RATE 0x46
+#define WM8350_INPUT_CONTROL 0x48
+#define WM8350_IN3_INPUT_CONTROL 0x49
+#define WM8350_MIC_BIAS_CONTROL 0x4A
+#define WM8350_OUTPUT_CONTROL 0x4C
+#define WM8350_JACK_DETECT 0x4D
+#define WM8350_ANTI_POP_CONTROL 0x4E
+#define WM8350_LEFT_INPUT_VOLUME 0x50
+#define WM8350_RIGHT_INPUT_VOLUME 0x51
+#define WM8350_LEFT_MIXER_CONTROL 0x58
+#define WM8350_RIGHT_MIXER_CONTROL 0x59
+#define WM8350_OUT3_MIXER_CONTROL 0x5C
+#define WM8350_OUT4_MIXER_CONTROL 0x5D
+#define WM8350_OUTPUT_LEFT_MIXER_VOLUME 0x60
+#define WM8350_OUTPUT_RIGHT_MIXER_VOLUME 0x61
+#define WM8350_INPUT_MIXER_VOLUME_L 0x62
+#define WM8350_INPUT_MIXER_VOLUME_R 0x63
+#define WM8350_INPUT_MIXER_VOLUME 0x64
+#define WM8350_LOUT1_VOLUME 0x68
+#define WM8350_ROUT1_VOLUME 0x69
+#define WM8350_LOUT2_VOLUME 0x6A
+#define WM8350_ROUT2_VOLUME 0x6B
+#define WM8350_BEEP_VOLUME 0x6F
+#define WM8350_AI_FORMATING 0x70
+#define WM8350_ADC_DAC_COMP 0x71
+#define WM8350_AI_ADC_CONTROL 0x72
+#define WM8350_AI_DAC_CONTROL 0x73
+#define WM8350_AIF_TEST 0x74
+#define WM8350_JACK_PIN_STATUS 0xE7
+
+/*
+ * R40 (0x28) - Clock Control 1
+ */
+/* lg #define WM8350_TOCLK_ENA 0x8000 */ /* TOCLK_ENA */
+#define WM8350_TOCLK_RATE 0x4000 /* TOCLK_RATE */
+#define WM8350_MCLK_SEL 0x0800 /* MCLK_SEL */
+#define WM8350_MCLK_DIV_MASK 0x0100 /* MCLK_DIV - [10:8] */
+#define WM8350_BCLK_DIV_MASK 0x00F0 /* BCLK_DIV - [7:4] */
+#define WM8350_OPCLK_DIV_MASK 0x0007 /* OPCLK_DIV - [2:0] */
+
+/*
+ * R41 (0x29) - Clock Control 2
+ */
+#define WM8350_LRC_ADC_SEL 0x8000 /* LRC_ADC_SEL */
+#define WM8350_MCLK_DIR 0x0001 /* MCLK_DIR */
+
+/*
+ * R42 (0x2A) - FLL Control 1
+ */
+/* lg #define WM8350_FLL_ENA 0x8000 */ /* FLL_ENA */
+#define WM8350_FLL_DITHER_WIDTH_MASK 0x3000 /* FLL_DITHER_WIDTH -[13:12]*/
+#define WM8350_FLL_DITHER_HP 0x0800 /* FLL_DITHER_HP */
+#define WM8350_FLL_OUTDIV_MASK 0x0700 /* FLL_OUTDIV - [10:8] */
+#define WM8350_FLL_RSP_RATE_MASK 0x00F0 /* FLL_RSP_RATE - [7:4] */
+#define WM8350_FLL_RATE_MASK 0x0007 /* FLL_RATE - [2:0] */
+
+/*
+ * R43 (0x2B) - FLL Control 2
+ */
+#define WM8350_FLL_RATIO_MASK 0xF800 /* FLL_RATIO - [15:11] */
+#define WM8350_FLL_N_MASK 0x03FF /* FLL_N - [9:0] */
+
+/*
+ * R44 (0x2C) - FLL Control 3
+ */
+#define WM8350_FLL_K_MASK 0xFFFF /* FLL_K - [15:0] */
+
+/*
+ * R45 (0x2D) - FLL Control 4
+ */
+#define WM8350_FLL_FRAC 0x0020 /* FLL_FRAC */
+#define WM8350_FLL_SLOW_LOCK_REF 0x0010 /* FLL_SLOW_LOCK_REF */
+#define WM8350_FLL_CLK_SRC_MASK 0x0003 /* FLL_CLK_SRC - [1:0] */
+
+/*
+ * R48 (0x30) - DAC Control
+ */
+#define WM8350_DAC_MONO 0x2000 /* DAC_MONO */
+#define WM8350_AIF_LRCLKRATE 0x1000 /* AIF_LRCLKRATE */
+#define WM8350_DEEMP_MASK 0x0030 /* DEEMP - [5:4] */
+#define WM8350_DACL_DATINV 0x0002 /* DACL_DATINV */
+#define WM8350_DACR_DATINV 0x0001 /* DACR_DATINV */
+
+/*
+ * R50 (0x32) - DAC Digital Volume L
+ */
+/* lg #define WM8350_DACL_ENA 0x8000 */ /* DACL_ENA */
+#define WM8350_DAC_VU 0x0100 /* DAC_VU */
+#define WM8350_DACL_VOL_MASK 0x00FF /* DACL_VOL - [7:0] */
+
+/*
+ * R51 (0x33) - DAC Digital Volume R
+ */
+/* lg #define WM8350_DACR_ENA 0x8000 */ /* DACR_ENA */
+#define WM8350_DAC_VU 0x0100 /* DAC_VU */
+#define WM8350_DACR_VOL_MASK 0x00FF /* DACR_VOL - [7:0] */
+
+/*
+ * R53 (0x35) - DAC LR Rate
+ */
+#define WM8350_DACLRC_ENA 0x0800 /* DACLRC_ENA */
+#define WM8350_DACLRC_RATE_MASK 0x07FF /* DACLRC_RATE - [10:0] */
+
+/*
+ * R54 (0x36) - DAC Clock Control
+ */
+#define WM8350_DACCLK_POL 0x0010 /* DACCLK_POL */
+#define WM8350_DAC_CLKDIV_MASK 0x0007 /* DAC_CLKDIV - [2:0] */
+
+/*
+ * R58 (0x3A) - DAC Mute
+ */
+#define WM8350_DAC_MUTE_ENA 0x4000 /* DAC_MUTE */
+
+/*
+ * R59 (0x3B) - DAC Mute Volume
+ */
+#define WM8350_DAC_MUTEMODE 0x4000 /* DAC_MUTEMODE */
+#define WM8350_DAC_MUTERATE 0x2000 /* DAC_MUTERATE */
+#define WM8350_DAC_SB_FILT 0x1000 /* DAC_SB_FILT */
+
+/*
+ * R60 (0x3C) - DAC Side
+ */
+#define WM8350_ADC_TO_DACL_MASK 0x3000 /* ADC_TO_DACL - [13:12] */
+#define WM8350_ADC_TO_DACR_MASK 0x0C00 /* ADC_TO_DACR - [11:10] */
+
+/*
+ * R64 (0x40) - ADC Control
+ */
+/* lg #define WM8350_ADC_HPF_ENA 0x8000 */ /* ADC_HPF_ENA */
+#define WM8350_ADC_HPF_CUT_MASK 0x0300 /* ADC_HPF_CUT - [9:8] */
+#define WM8350_ADCL_DATINV 0x0002 /* ADCL_DATINV */
+#define WM8350_ADCR_DATINV 0x0001 /* ADCR_DATINV */
+
+/*
+ * R66 (0x42) - ADC Digital Volume L
+ */
+/* lg #define WM8350_ADCL_ENA 0x8000 */ /* ADCL_ENA */
+#define WM8350_ADC_VU 0x0100 /* ADC_VU */
+#define WM8350_ADCL_VOL_MASK 0x00FF /* ADCL_VOL - [7:0] */
+
+/*
+ * R67 (0x43) - ADC Digital Volume R
+ */
+/* lg #define WM8350_ADCR_ENA 0x8000 */ /* ADCR_ENA */
+#define WM8350_ADC_VU 0x0100 /* ADC_VU */
+#define WM8350_ADCR_VOL_MASK 0x00FF /* ADCR_VOL - [7:0] */
+
+/*
+ * R68 (0x44) - ADC Divider
+ */
+#define WM8350_ADCL_DAC_SVOL_MASK 0x0F00 /* ADCL_DAC_SVOL - [11:8] */
+#define WM8350_ADCR_DAC_SVOL_MASK 0x00F0 /* ADCR_DAC_SVOL - [7:4] */
+#define WM8350_ADCCLK_POL 0x0008 /* ADCCLK_POL */
+#define WM8350_ADC_CLKDIV_MASK 0x0007 /* ADC_CLKDIV - [2:0] */
+
+/*
+ * R70 (0x46) - ADC LR Rate
+ */
+#define WM8350_ADCLRC_ENA 0x0800 /* ADCLRC_ENA */
+#define WM8350_ADCLRC_RATE_MASK 0x07FF /* ADCLRC_RATE - [10:0] */
+
+/*
+ * R72 (0x48) - Input Control
+ */
+#define WM8350_IN2R_ENA 0x0400 /* IN2R_ENA */
+#define WM8350_IN1RN_ENA 0x0200 /* IN1RN_ENA */
+#define WM8350_IN1RP_ENA 0x0100 /* IN1RP_ENA */
+#define WM8350_IN2L_ENA 0x0004 /* IN2L_ENA */
+#define WM8350_IN1LN_ENA 0x0002 /* IN1LN_ENA */
+#define WM8350_IN1LP_ENA 0x0001 /* IN1LP_ENA */
+
+/*
+ * R73 (0x49) - IN3 Input Control
+ */
+/* lg #define WM8350_IN3R_ENA 0x8000 */ /* IN3R_ENA */
+#define WM8350_IN3R_SHORT 0x4000 /* IN3R_SHORT */
+/* lg #define WM8350_IN3L_ENA 0x0080 */ /* IN3L_ENA */
+#define WM8350_IN3L_SHORT 0x0040 /* IN3L_SHORT */
+
+/*
+ * R74 (0x4A) - Mic Bias Control
+ */
+/* lg #define WM8350_MICBEN 0x8000 */ /* MICBEN */
+#define WM8350_MICBSEL 0x4000 /* MICBSEL */
+/* lg #define WM8350_MIC_DET_ENA 0x0080 */ /* MIC_DET_ENA */
+#define WM8350_MCDTHR_MASK 0x001C /* MCDTHR - [4:2] */
+#define WM8350_MCDSCTHR_MASK 0x0003 /* MCDSCTHR - [1:0] */
+
+/*
+ * R76 (0x4C) - Output Control
+ */
+#define WM8350_OUT4_VROI 0x0800 /* OUT4_VROI */
+#define WM8350_OUT3_VROI 0x0400 /* OUT3_VROI */
+#define WM8350_OUT2_VROI 0x0200 /* OUT2_VROI */
+#define WM8350_OUT1_VROI 0x0100 /* OUT1_VROI */
+/* lg #define WM8350_OUTPUT_DRAIN_EN 0x0010 *//* OUTPUT_DRAIN_EN */
+#define WM8350_OUT2_FB 0x0004 /* OUT2_FB */
+#define WM8350_OUT1_FB 0x0001 /* OUT1_FB */
+
+/*
+ * R77 (0x4D) - Jack Detect
+ */
+#define WM8350_JDL_ENA 0x8000 /* JDL_ENA */
+#define WM8350_JDR_ENA 0x4000 /* JDR_ENA */
+
+/*
+ * R78 (0x4E) - Anti Pop Control
+ */
+#define WM8350_ANTI_POP_MASK 0x0300 /* ANTI_POP - [9:8] */
+#define WM8350_DIS_OP_LN4_MASK 0x00C0 /* DIS_OP_LN4 - [7:6] */
+#define WM8350_DIS_OP_LN3_MASK 0x0030 /* DIS_OP_LN3 - [5:4] */
+#define WM8350_DIS_OP_OUT2_MASK 0x000C /* DIS_OP_OUT2 - [3:2] */
+#define WM8350_DIS_OP_OUT1_MASK 0x0003 /* DIS_OP_OUT1 - [1:0] */
+
+/*
+ * R80 (0x50) - Left Input Volume
+ */
+/* lg #define WM8350_INL_ENA 0x8000 */ /* INL_ENA */
+#define WM8350_INL_MUTE 0x4000 /* INL_MUTE */
+#define WM8350_INL_ZC 0x2000 /* INL_ZC */
+#define WM8350_IN_VU 0x0100 /* IN_VU */
+#define WM8350_INL_VOL_MASK 0x00FC /* INL_VOL - [7:2] */
+
+/*
+ * R81 (0x51) - Right Input Volume
+ */
+/* lg #define WM8350_INR_ENA 0x8000 *//* INR_ENA */
+#define WM8350_INR_MUTE 0x4000 /* INR_MUTE */
+#define WM8350_INR_ZC 0x2000 /* INR_ZC */
+#define WM8350_IN_VU 0x0100 /* IN_VU */
+#define WM8350_INR_VOL_MASK 0x00FC /* INR_VOL - [7:2] */
+
+/*
+ * R88 (0x58) - Left Mixer Control
+ */
+/* lg #define WM8350_MIXOUTL_ENA 0x8000 *//* MIXOUTL_ENA */
+#define WM8350_DACR_TO_MIXOUTL 0x1000 /* DACR_TO_MIXOUTL */
+#define WM8350_DACL_TO_MIXOUTL 0x0800 /* DACL_TO_MIXOUTL */
+#define WM8350_IN3L_TO_MIXOUTL 0x0004 /* IN3L_TO_MIXOUTL */
+#define WM8350_INR_TO_MIXOUTL 0x0002 /* INR_TO_MIXOUTL */
+#define WM8350_INL_TO_MIXOUTL 0x0001 /* INL_TO_MIXOUTL */
+
+/*
+ * R89 (0x59) - Right Mixer Control
+ */
+/* lg #define WM8350_MIXOUTR_ENA 0x8000 *//* MIXOUTR_ENA */
+#define WM8350_DACR_TO_MIXOUTR 0x1000 /* DACR_TO_MIXOUTR */
+#define WM8350_DACL_TO_MIXOUTR 0x0800 /* DACL_TO_MIXOUTR */
+#define WM8350_IN3R_TO_MIXOUTR 0x0008 /* IN3R_TO_MIXOUTR */
+#define WM8350_INR_TO_MIXOUTR 0x0002 /* INR_TO_MIXOUTR */
+#define WM8350_INL_TO_MIXOUTR 0x0001 /* INL_TO_MIXOUTR */
+
+/*
+ * R92 (0x5C) - OUT3 Mixer Control
+ */
+/* lg #define WM8350_OUT3_ENA 0x8000 *//* OUT3_ENA */
+#define WM8350_DACL_TO_OUT3 0x0800 /* DACL_TO_OUT3 */
+#define WM8350_MIXINL_TO_OUT3 0x0100 /* MIXINL_TO_OUT3 */
+#define WM8350_OUT4_TO_OUT3 0x0008 /* OUT4_TO_OUT3 */
+#define WM8350_MIXOUTL_TO_OUT3 0x0001 /* MIXOUTL_TO_OUT3 */
+
+/*
+ * R93 (0x5D) - OUT4 Mixer Control
+ */
+/* lg #define WM8350_OUT4_ENA 0x8000 */ /* OUT4_ENA */
+#define WM8350_DACR_TO_OUT4 0x1000 /* DACR_TO_OUT4 */
+#define WM8350_DACL_TO_OUT4 0x0800 /* DACL_TO_OUT4 */
+#define WM8350_OUT4_ATTN 0x0400 /* OUT4_ATTN */
+#define WM8350_MIXINR_TO_OUT4 0x0200 /* MIXINR_TO_OUT4 */
+#define WM8350_OUT3_TO_OUT4 0x0004 /* OUT3_TO_OUT4 */
+#define WM8350_MIXOUTR_TO_OUT4 0x0002 /* MIXOUTR_TO_OUT4 */
+#define WM8350_MIXOUTL_TO_OUT4 0x0001 /* MIXOUTL_TO_OUT4 */
+
+/*
+ * R96 (0x60) - Output Left Mixer Volume
+ */
+#define WM8350_IN3L_MIXOUTL_VOL_MASK 0x0E00 /* IN3L_MIXOUTL_VOL - [11:9]*/
+#define WM8350_IN3L_MIXOUTL_VOL_SHIFT 9 /* IN3L_MIXOUTL_VOL - [11:9]*/
+#define WM8350_INR_MIXOUTL_VOL_MASK 0x00E0 /* INR_MIXOUTL_VOL - [7:5] */
+#define WM8350_INR_MIXOUTL_VOL_SHIFT 5 /* INR_MIXOUTL_VOL - [7:5] */
+#define WM8350_INL_MIXOUTL_VOL_MASK 0x000E /* INL_MIXOUTL_VOL - [3:1] */
+#define WM8350_INL_MIXOUTL_VOL_SHIFT 1 /* INL_MIXOUTL_VOL - [3:1] */
+
+/* Bit values for R96 (0x60) */
+#define WM8350_IN3L_MIXOUTL_VOL_OFF 0 /* 0 = disabled */
+#define WM8350_IN3L_MIXOUTL_VOL_M12DB 1 /* 1 = -12dBFS */
+#define WM8350_IN3L_MIXOUTL_VOL_M9DB 2 /* 2 = -9dBFS */
+#define WM8350_IN3L_MIXOUTL_VOL_M6DB 3 /* 3 = -6dBFS */
+#define WM8350_IN3L_MIXOUTL_VOL_M3DB 4 /* 4 = -3dBFS */
+#define WM8350_IN3L_MIXOUTL_VOL_0DB 5 /* 5 = 0dBFS */
+#define WM8350_IN3L_MIXOUTL_VOL_3DB 6 /* 6 = 3dBFS */
+#define WM8350_IN3L_MIXOUTL_VOL_6DB 7 /* 7 = 6dBFS */
+
+#define WM8350_INR_MIXOUTL_VOL_OFF 0 /* 0 = disabled */
+#define WM8350_INR_MIXOUTL_VOL_M12DB 1 /* 1 = -12dBFS */
+#define WM8350_INR_MIXOUTL_VOL_M9DB 2 /* 2 = -9dBFS */
+#define WM8350_INR_MIXOUTL_VOL_M6DB 3 /* 3 = -6dBFS */
+#define WM8350_INR_MIXOUTL_VOL_M3DB 4 /* 4 = -3dBFS */
+#define WM8350_INR_MIXOUTL_VOL_0DB 5 /* 5 = 0dBFS */
+#define WM8350_INR_MIXOUTL_VOL_3DB 6 /* 6 = 3dBFS */
+#define WM8350_INR_MIXOUTL_VOL_6DB 7 /* 7 = 6dBFS */
+
+#define WM8350_INL_MIXOUTL_VOL_OFF 0 /* 0 = disabled */
+#define WM8350_INL_MIXOUTL_VOL_M12DB 1 /* 1 = -12dBFS */
+#define WM8350_INL_MIXOUTL_VOL_M9DB 2 /* 2 = -9dBFS */
+#define WM8350_INL_MIXOUTL_VOL_M6DB 3 /* 3 = -6dBFS */
+#define WM8350_INL_MIXOUTL_VOL_M3DB 4 /* 4 = -3dBFS */
+#define WM8350_INL_MIXOUTL_VOL_0DB 5 /* 5 = 0dBFS */
+#define WM8350_INL_MIXOUTL_VOL_3DB 6 /* 6 = 3dBFS */
+#define WM8350_INL_MIXOUTL_VOL_6DB 7 /* 7 = 6dBFS */
+
+/*
+ * R97 (0x61) - Output Right Mixer Volume
+ */
+#define WM8350_IN3R_MIXOUTR_VOL_MASK 0xE000 /* IN3R_MIXOUTR_VOL -[15:13]*/
+#define WM8350_IN3R_MIXOUTR_VOL_SHIFT 13 /* IN3R_MIXOUTR_VOL - [11:9]*/
+#define WM8350_INR_MIXOUTR_VOL_MASK 0x00E0 /* INR_MIXOUTR_VOL - [7:5] */
+#define WM8350_INR_MIXOUTR_VOL_SHIFT 5 /* INR_MIXOUTR_VOL - [7:5] */
+#define WM8350_INL_MIXOUTR_VOL_MASK 0x000E /* INL_MIXOUTR_VOL - [3:1] */
+#define WM8350_INL_MIXOUTR_VOL_SHIFT 1 /* INL_MIXOUTR_VOL - [3:1] */
+
+/* Bit values for R96 (0x60) */
+#define WM8350_IN3R_MIXOUTR_VOL_OFF 0 /* 0 = disabled */
+#define WM8350_IN3R_MIXOUTR_VOL_M12DB 1 /* 1 = -12dBFS */
+#define WM8350_IN3R_MIXOUTR_VOL_M9DB 2 /* 2 = -9dBFS */
+#define WM8350_IN3R_MIXOUTR_VOL_M6DB 3 /* 3 = -6dBFS */
+#define WM8350_IN3R_MIXOUTR_VOL_M3DB 4 /* 4 = -3dBFS */
+#define WM8350_IN3R_MIXOUTR_VOL_0DB 5 /* 5 = 0dBFS */
+#define WM8350_IN3R_MIXOUTR_VOL_3DB 6 /* 6 = 3dBFS */
+#define WM8350_IN3R_MIXOUTR_VOL_6DB 7 /* 7 = 6dBFS */
+
+#define WM8350_INR_MIXOUTR_VOL_OFF 0 /* 0 = disabled */
+#define WM8350_INR_MIXOUTR_VOL_M12DB 1 /* 1 = -12dBFS */
+#define WM8350_INR_MIXOUTR_VOL_M9DB 2 /* 2 = -9dBFS */
+#define WM8350_INR_MIXOUTR_VOL_M6DB 3 /* 3 = -6dBFS */
+#define WM8350_INR_MIXOUTR_VOL_M3DB 4 /* 4 = -3dBFS */
+#define WM8350_INR_MIXOUTR_VOL_0DB 5 /* 5 = 0dBFS */
+#define WM8350_INR_MIXOUTR_VOL_3DB 6 /* 6 = 3dBFS */
+#define WM8350_INR_MIXOUTR_VOL_6DB 7 /* 7 = 6dBFS */
+
+#define WM8350_INL_MIXOUTR_VOL_OFF 0 /* 0 = disabled */
+#define WM8350_INL_MIXOUTR_VOL_M12DB 1 /* 1 = -12dBFS */
+#define WM8350_INL_MIXOUTR_VOL_M9DB 2 /* 2 = -9dBFS */
+#define WM8350_INL_MIXOUTR_VOL_M6DB 3 /* 3 = -6dBFS */
+#define WM8350_INL_MIXOUTR_VOL_M3DB 4 /* 4 = -3dBFS */
+#define WM8350_INL_MIXOUTR_VOL_0DB 5 /* 5 = 0dBFS */
+#define WM8350_INL_MIXOUTR_VOL_3DB 6 /* 6 = 3dBFS */
+#define WM8350_INL_MIXOUTR_VOL_6DB 7 /* 7 = 6dBFS */
+
+/*
+ * R98 (0x62) - Input Mixer Volume L
+ */
+#define WM8350_IN3L_MIXINL_VOL_MASK 0x0E00 /* IN3L_MIXINL_VOL - [11:9] */
+#define WM8350_IN2L_MIXINL_VOL_MASK 0x000E /* IN2L_MIXINL_VOL - [3:1] */
+#define WM8350_INL_MIXINL_VOL 0x0001 /* INL_MIXINL_VOL */
+
+/*
+ * R99 (0x63) - Input Mixer Volume R
+ */
+#define WM8350_IN3R_MIXINR_VOL_MASK 0xE000 /* IN3R_MIXINR_VOL - [15:13]*/
+#define WM8350_IN2R_MIXINR_VOL_MASK 0x00E0 /* IN2R_MIXINR_VOL - [7:5] */
+#define WM8350_INR_MIXINR_VOL 0x0001 /* INR_MIXINR_VOL */
+
+/*
+ * R100 (0x64) - Input Mixer Volume
+ */
+#define WM8350_OUT4_MIXIN_DST 0x8000 /* OUT4_MIXIN_DST */
+#define WM8350_OUT4_MIXIN_VOL_MASK 0x000E /* OUT4_MIXIN_VOL - [3:1] */
+
+/*
+ * R104 (0x68) - LOUT1 Volume
+ */
+/* lg #define WM8350_OUT1L_ENA 0x8000 *//* OUT1L_ENA */
+#define WM8350_OUT1L_MUTE 0x4000 /* OUT1L_MUTE */
+#define WM8350_OUT1L_ZC 0x2000 /* OUT1L_ZC */
+#define WM8350_OUT1_VU 0x0100 /* OUT1_VU */
+#define WM8350_OUT1L_VOL_MASK 0x00FC /* OUT1L_VOL - [7:2] */
+#define WM8350_OUT1L_VOL_SHIFT 2 /* OUT1L_VOL - [7:2] */
+
+/* Bit values for R104 (0x68) */
+#define WM8350_OUT1L_VOL( _dB ) ((_dB) + 57) /* 0=-57dB,1dB steps*/
+#define WM8350_OUT1L_DB( _vol ) ((_vol) - 57) /* 0=-57dB,1dB steps*/
+
+/*
+ * R105 (0x69) - ROUT1 Volume
+ */
+/* lg #define WM8350_OUT1R_ENA 0x8000 *//* OUT1R_ENA */
+#define WM8350_OUT1R_MUTE 0x4000 /* OUT1R_MUTE */
+#define WM8350_OUT1R_ZC 0x2000 /* OUT1R_ZC */
+#define WM8350_OUT1_VU 0x0100 /* OUT1_VU */
+#define WM8350_OUT1R_VOL_MASK 0x00FC /* OUT1R_VOL - [7:2] */
+#define WM8350_OUT1R_VOL_SHIFT 2 /* OUT1R_VOL - [7:2] */
+
+/* Bit values for R105 (0x69) */
+#define WM8350_OUT1R_VOL( _dB ) ((_dB) + 57) /*0=-57dB,1dB steps */
+#define WM8350_OUT1R_DB( _vol ) ((_vol) - 57) /*0=-57dB,1dB steps */
+
+/*
+ * R106 (0x6A) - LOUT2 Volume
+ */
+/* lg #define WM8350_OUT2L_ENA 0x8000 */ /* OUT2L_ENA */
+#define WM8350_OUT2L_MUTE 0x4000 /* OUT2L_MUTE */
+#define WM8350_OUT2L_ZC 0x2000 /* OUT2L_ZC */
+#define WM8350_OUT2_VU 0x0100 /* OUT2_VU */
+#define WM8350_OUT2L_VOL_MASK 0x00FC /* OUT2L_VOL - [7:2]*/
+
+/*
+ * R107 (0x6B) - ROUT2 Volume
+ */
+/* lg #define WM8350_OUT2R_ENA 0x8000 */ /* OUT2R_ENA */
+#define WM8350_OUT2R_MUTE 0x4000 /* OUT2R_MUTE */
+#define WM8350_OUT2R_ZC 0x2000 /* OUT2R_ZC */
+#define WM8350_OUT2R_INV 0x0400 /* OUT2R_INV */
+#define WM8350_OUT2R_INV_MUTE 0x0200 /* OUT2R_INV_MUTE */
+#define WM8350_OUT2_VU 0x0100 /* OUT2_VU */
+#define WM8350_OUT2R_VOL_MASK 0x00FC /* OUT2R_VOL - [7:2]*/
+
+/*
+ * R111 (0x6F) - BEEP Volume
+ */
+/* lg #define WM8350_IN3R_TO_OUT2R 0x8000 */ /* IN3R_TO_OUT2R */
+#define WM8350_IN3R_OUT2R_VOL_MASK 0x00E0 /* IN3R_OUT2R_VOL - [7:5] */
+
+/*
+ * R112 (0x70) - AI Formating
+ */
+#define WM8350_AIF_BCLK_INV 0x8000 /* AIF_BCLK_INV */
+#define WM8350_AIF_TRI 0x2000 /* AIF_TRI */
+#define WM8350_AIF_LRCLK_INV 0x1000 /* AIF_LRCLK_INV */
+#define WM8350_AIF_WL_MASK 0x0C00 /* AIF_WL - [11:10] */
+#define WM8350_AIF_FMT_MASK 0x0300 /* AIF_FMT - [9:8] */
+
+/*
+ * R113 (0x71) - ADC DAC COMP
+ */
+#define WM8350_DAC_COMP 0x0080 /* DAC_COMP */
+#define WM8350_DAC_COMPMODE 0x0040 /* DAC_COMPMODE */
+#define WM8350_ADC_COMP 0x0020 /* ADC_COMP */
+#define WM8350_ADC_COMPMODE 0x0010 /* ADC_COMPMODE */
+#define WM8350_LOOPBACK 0x0001 /* LOOPBACK */
+
+/*
+ * R114 (0x72) - AI ADC Control
+ */
+#define WM8350_AIFADC_PD 0x0080 /* AIFADC_PD */
+#define WM8350_AIFADCL_SRC 0x0040 /* AIFADCL_SRC */
+#define WM8350_AIFADCR_SRC 0x0020 /* AIFADCR_SRC */
+#define WM8350_AIFADC_TDM_CHAN 0x0010 /* AIFADC_TDM_CHAN */
+#define WM8350_AIFADC_TDM 0x0008 /* AIFADC_TDM */
+
+/*
+ * R115 (0x73) - AI DAC Control
+ */
+#define WM8350_BCLK_MSTR 0x4000 /* BCLK_MSTR */
+#define WM8350_AIFDAC_PD 0x0080 /* AIFDAC_PD */
+#define WM8350_DACL_SRC 0x0040 /* DACL_SRC */
+#define WM8350_DACR_SRC 0x0020 /* DACR_SRC */
+#define WM8350_AIFDAC_TDM_CHAN 0x0010 /* AIFDAC_TDM_CHAN */
+#define WM8350_AIFDAC_TDM 0x0008 /* AIFDAC_TDM */
+#define WM8350_DAC_BOOST_MASK 0x0003 /* DAC_BOOST - [1:0]*/
+
+/*
+ * R116 (0x74) - AIF Test
+ */
+#define WM8350_CODEC_BYP 0x4000 /* CODEC_BYP */
+#define WM8350_AIFADC_WR_TST 0x2000 /* AIFADC_WR_TST */
+#define WM8350_AIFADC_RD_TST 0x1000 /* AIFADC_RD_TST */
+#define WM8350_AIFDAC_WR_TST 0x0800 /* AIFDAC_WR_TST */
+#define WM8350_AIFDAC_RD_TST 0x0400 /* AIFDAC_RD_TST */
+#define WM8350_AIFADC_ASYN 0x0020 /* AIFADC_ASYN */
+#define WM8350_AIFDAC_ASYN 0x0010 /* AIFDAC_ASYN */
+
+/*
+ * R231 (0xE7) - Jack Status
+ */
+#define WM8350_JACK_R_LVL 0x0400 /* Right Jack */
+
+#define WM8350_SYSCLK 0
+
+#define WM8350_S_CURVE_NONE 0x0 /* will pop */
+#define WM8350_S_CURVE_FAST 0x1
+#define WM8350_S_CURVE_MEDIUM 0x2
+#define WM8350_S_CURVE_SLOW 0x3
+
+#define WM8350_DISCHARGE_OFF 0x0
+#define WM8350_DISCHARGE_FAST 0x1
+#define WM8350_DISCHARGE_MEDIUM 0x2
+#define WM8350_DISCHARGE_SLOW 0x3
+
+#define WM8350_TIE_OFF_500R 0x0
+#define WM8350_TIE_OFF_30K 0x1
+
+/*
+ * Clock sources & directions
+ */
+#define WM8350_MCLK_SEL_PLL_MCLK 0
+#define WM8350_MCLK_SEL_PLL_DAC 1
+#define WM8350_MCLK_SEL_PLL_ADC 2
+#define WM8350_MCLK_SEL_PLL_32K 3
+#define WM8350_MCLK_SEL_MCLK 5
+
+#define WM8350_MCLK_DIR_OUT 0
+#define WM8350_MCLK_DIR_IN 1
+
+/* clock divider id's */
+#define WM8350_ADC_CLKDIV 0
+#define WM8350_DAC_CLKDIV 1
+#define WM8350_BCLK_CLKDIV 2
+#define WM8350_OPCLK_CLKDIV 3
+#define WM8350_TO_CLKDIV 4
+#define WM8350_SYS_CLKDIV 5
+#define WM8350_DACLR_CLKDIV 6
+#define WM8350_ADCLR_CLKDIV 7
+
+/* ADC clock dividers */
+#define WM8350_ADCDIV_1 0x0
+#define WM8350_ADCDIV_1_5 0x1
+#define WM8350_ADCDIV_2 0x2
+#define WM8350_ADCDIV_3 0x3
+#define WM8350_ADCDIV_4 0x4
+#define WM8350_ADCDIV_5_5 0x5
+#define WM8350_ADCDIV_6 0x6
+
+/* ADC clock dividers */
+#define WM8350_DACDIV_1 0x0
+#define WM8350_DACDIV_1_5 0x1
+#define WM8350_DACDIV_2 0x2
+#define WM8350_DACDIV_3 0x3
+#define WM8350_DACDIV_4 0x4
+#define WM8350_DACDIV_5_5 0x5
+#define WM8350_DACDIV_6 0x6
+
+/* BCLK clock dividers */
+#define WM8350_BCLK_DIV_1 (0x0 << 4)
+#define WM8350_BCLK_DIV_1_5 (0x1 << 4)
+#define WM8350_BCLK_DIV_2 (0x2 << 4)
+#define WM8350_BCLK_DIV_3 (0x3 << 4)
+#define WM8350_BCLK_DIV_4 (0x4 << 4)
+#define WM8350_BCLK_DIV_5_5 (0x5 << 4)
+#define WM8350_BCLK_DIV_6 (0x6 << 4)
+#define WM8350_BCLK_DIV_8 (0x7 << 4)
+#define WM8350_BCLK_DIV_11 (0x8 << 4)
+#define WM8350_BCLK_DIV_12 (0x9 << 4)
+#define WM8350_BCLK_DIV_16 (0xa << 4)
+#define WM8350_BCLK_DIV_22 (0xb << 4)
+#define WM8350_BCLK_DIV_24 (0xc << 4)
+#define WM8350_BCLK_DIV_32 (0xd << 4)
+#define WM8350_BCLK_DIV_44 (0xe << 4)
+#define WM8350_BCLK_DIV_48 (0xf << 4)
+
+/* Sys (M) clock dividers */
+#define WM8350_MCLK_DIV_1 (0x0 << 8)
+#define WM8350_MCLK_DIV_2 (0x1 << 8)
+
+/* OP clock dividers */
+#define WM8350_OPCLK_DIV_1 0x0
+#define WM8350_OPCLK_DIV_2 0x1
+#define WM8350_OPCLK_DIV_3 0x2
+#define WM8350_OPCLK_DIV_4 0x3
+#define WM8350_OPCLK_DIV_5_5 0x4
+#define WM8350_OPCLK_DIV_6 0x5
+
+/* DAI ID */
+#define WM8350_HIFI_DAI 0
+
+/*
+ * Audio interrupts.
+ */
+#define WM8350_IRQ_CODEC_JCK_DET_L 39
+#define WM8350_IRQ_CODEC_JCK_DET_R 40
+#define WM8350_IRQ_CODEC_MICSCD 41
+#define WM8350_IRQ_CODEC_MICD 42
+
+
+struct wm8350_audio_platform_data {
+ int vmid_discharge_msecs; /* VMID D3Cold discharge time */
+ int drain_msecs; /* D3Cold drain time */
+ int cap_discharge_msecs; /* Cap D3Hot (from off) discharge time */
+ int vmid_charge_msecs; /* vmid power up time */
+ u32 vmid_s_curve:2; /* vmid enable s curve speed */
+ u32 dis_out4:2; /* out4 discharge speed */
+ u32 dis_out3:2; /* out3 discharge speed */
+ u32 dis_out2:2; /* out2 discharge speed */
+ u32 dis_out1:2; /* out1 discharge speed */
+ u32 vroi_out4:1; /* out4 tie off */
+ u32 vroi_out3:1; /* out3 tie off */
+ u32 vroi_out2:1; /* out2 tie off */
+ u32 vroi_out1:1; /* out1 tie off */
+ u32 vroi_enable:1; /* enable tie off */
+ u32 codec_current_d0:2; /* current level D0*/
+ u32 codec_current_d3:2; /* current level D3 */
+ u32 codec_current_charge:2; /* codec current @ vmid charge */
+};
+
+extern const char wm8350_codec_id[];
+extern const char wm8350_codec[];
+extern const char wm8350_hifi_dai[];
+
+
+#endif