| Age | Commit message (Collapse) | Author |
|---|
|
It's vivante driver 4.5.0 (Sep 5, 2011) with freescale changes.
Signed-off-by: Richard Zhao <richard.zhao@freescale.com>
Acked-by: Lily Zhang
|
|
The smp_twd clockevents driver currently enables the local timer PPI
before the clockevents device is registered. This can lead to a kernel
panic if a spurious timer interrupt is generated before registration
has completed since the kernel will treat it as an IPI timer.
This patch moves the clockevents device registration before the IRQ
unmasking so that we can always handle timer interrupts once they can
occur.
Acked-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
|
|
The BCH needs the pl301_mx6qperl_bch clock.
The BCH will not work if the clock is not enabled.
So add it.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
there is chance channel already quit busy before wait disable
irq in ipu_disable_channel, so add check during irq wait.
this patch also comments f_calc and m_calc fix build warning.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
sometimes update to cpmem may not correct.
make ipu_get_soc more robust.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
adjust dma zone max size to 184M.
keep default size as 96M.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
keep spin lock for irq function, but use mutex replace other
splin lock to provide better sync method.
Add _ipu_get/put function to check clock enable.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
add support of power suspend/resume.
because IPU has issue of restore current buffer register,
this code only work for single buffer mode.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
IPU's IC/IRT/VDI modules provide resizing/CSC/combination/de-interlacing
support, this patch make all these features into one processing driver.
A struct ipu_task is the interface between user and this driver, user
just need fill his task struct and queue it through ioctl, then wait
ipu hardware finish its job (now only support BLOCKING operation, not
support NO_BLOCK operation).
Pls refer to inlcude/linux/ipu.h for structure information and unit test
for usage.
This patch is for ipu driver changes.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
IPU's IC/IRT/VDI modules provide resizing/CSC/combination/de-interlacing
support, this patch make all these features into one processing driver.
A struct ipu_task is the interface between user and this driver, user
just need fill his task struct and queue it through ioctl, then wait
ipu hardware finish its job (now only support BLOCKING operation, not
support NO_BLOCK operation).
Pls refer to inlcude/linux/ipu.h for structure information and unit test
for usage.
This patch is for MSL file change.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
IPU's IC/IRT/VDI modules provide resizing/CSC/combination/de-interlacing
support, this patch make all these features into one processing driver.
A struct ipu_task is the interface between user and this driver, user
just need fill his task struct and queue it through ioctl, then wait
ipu hardware finish its job (now only support BLOCKING operation, not
support NO_BLOCK operation).
Pls refer to inlcude/linux/ipu.h for structure information and unit test
for usage.
This patch is for header file change.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
MX[0-9] is the keyword for multimedia applications,
so change the cpuinfo from i.MX 6Quad to MX6 Quad
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
When setup irq is received, the status phase of the transfer is primed
on ep0 before the data phase. The usb requests are added to the list
of transfer descriptors (maintained by driver) in reverse of their
expected completion order. Completion order is data followed by status,
however the list of tds contains status followed by data.
Upon completion of the data request, the irq handler proceeds to check
the 1st td in the list -- the status request. In full speed mode,
the status phase has not yet completed at this time, so the td's
ACTIVE bit is still set. This leads irq handler to ignore the completion
interrupt without checking the actual td for the data request that caused
the interrupt.
In high speed mode, this issue does not bear itself out because the status
request also completes by the time the irq handler goes to process the data
completion interrupt.
The simple fix for this issue is to prime the status request AFTER the data
request, so that the list of tds maintained by the driver contains the tds
in the order of expected completion.
Signed-off-by: Anish Trivedi <anish@freescale.com>
|
|
Refer to the ipcg table in the spec to ensure that the parent clocks
are set correctly.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
Current thermal reading formula is not accurate,
and different board has different value, previous
setting of trip point setting is too low, and some
boards can reach hot and critical point easily, so
change the trip point as below:
critical : 50 -> 100 C
hot : 40 -> 90 C
active : 30 -> 80 C
these trip points value can also be changed via echo
an value into /sys/class/thermal/thermal_zone0/trip..
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
Random crashes occur in CPUFREQ code when resuming from suspend.
The root cause is due to freeing and allocating of common data structure
(frequency table) shared among all the CPUs.
Fix the code by ensuring that the common data structure is only
created and deleted once.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
- Cleaned up video mode configuration in HDMI driver
- Add support for configurable ipu-to-hdmi mappings
- Add hotplug support.
- Adapt interrupt handling to account for sharing interrupt with HDMI audio
- Remove audio configuration
- Change code to only use CEA HDMI modes
- Add support for AVI InfoFrame
- Add aspect ratio to EDID mode data
- Add rounding support to IPU pix clk setup
- Add powerdown/powerup flow
- Support FB notifications
- Remove build warnings
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
- Corrected logic bug in how GPR registers are set
- Add support for configurable ipu-to-hdmi mappings
- Add aspect ratio to EDID mode data
- Expanded HDMI register field defines
- Removed HDMI platform data now handled by HDMI core in MFD
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
periph_clk mux should be set only after the periph_clk2 mux is set.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
pll3 and pll7 have opposite power down bit definition comparing
with other plls.
so reverse the bit when setting these two plls
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
set periph_clk_sel to derive clock from periph_clk2_clk
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
remove unnecessary '\'
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
This is a mfd for the internal HDMI Transmitter on i.Mx. It handles
resources that are shared by the seperate video and audio drivers.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
This is a mfd for the internal HDMI Transmitter on i.Mx. It handles
resources that are shared by the seperate video and audio drivers.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
Fixed warnings in clocks and cpufreq code.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
Warning message:
/home/b29397/work/projects/linux-2.6-imx/drivers/usb/host/ehci.h:
748: warning: function declaration isn't a prototype
Signed-off-by: Peter Chen <peter.chen@freescale.com>
|
|
Fix the system hang when access usb registers with usb's clocks are OFF,
open the usb clock before visiting the usb registers resolves this problem
Signed-off-by: Peter Chen <peter.chen@freescale.com>
|
|
1. We should enable mmdc_ch0 clock in init to make
its usecount > 0, or ipu's parent is mmdc_ch0,
when ipu enable/disable clock, mmdc_ch0 will be
also enable/disable, cause system hang when disable.
2. Remove build warning of unuse variable.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
un-comment __clk_disable function and
__clk_disable_inwait function.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
100ms is too long delay, thus it impact other tasks scheduling.
for example, nfs reports timeout if two sd card is inserted because the
100ms delay occupies cpu too long.
1ms value is evaluated by IC engineer.
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
sandisk eMMC4.4 cards need a 1ms delay after cmd6 (switch cmd)
which is confirm by sandisk errata.
add 1ms delay after cmd6 to provide more robustness and compatiblity
of our driver supporting eMMC4.4 cards.
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
call platform callback funtion, if exists, when clock frequency
is changed.
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
on mx6q, it supports sd3.0 card with DDR 50MHz, SDR 100Mhz and SDR 200MHz.
sd pads have to be changed dynamically for these large scale of clock
frequencies.
add different pad setting definitions for these clock frequencies under
board file, since these settings are really board dependent.
add callback funtion in sdhc platform data to give driver approach to
change pad setting according to current clock frequency.
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
This patch introduces the helper of ehci_sync_mem to flush
qtd/qh into memory immediately on some ARM, so that HC can
see the up-to-date qtd/qh descriptor asap.
This patch fixs one performance bug on ARM Cortex A9 dual core
platform, which has been reported on quite a few ARM machines
(OMAP4, Tegra 2, snowball...), see details from link of
https://bugs.launchpad.net/bugs/709245.
The patch has been tested ok on OMAP4 panda A1 board, and the
performance of 'dd' over usb mass storage can be increased from
4~5MB/sec to 14~16MB/sec after applying this patch.
Cc: Alan Stern <stern@rowland.harvard.edu>
Cc: Russell King <linux@arm.linux.org.uk>
Signed-off-by: Ming Lei <ming.lei@canonical.com>
|
|
Add anatop thermal cooling device,currently only
support secondary CPUs hotplug when temperature is
too hot,binding the processor cooling device with
anatop thermal zone.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
1.Common code of thermal_sys has some bug,could
not set the mode via sysfs using echo enable/disabled
command;
2.Since the anatop thermal formula still not accurate,
in order to help test and adjust the trip point of
anatop thermal zone, we add the set trip point temp
value into the sysfs interface.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
Sometimes when system very busy,hotplug may fail
because CPU0 has no chance to kill secondary CPUs
from hardware,secondary CPUs keep enter/exit wfi
,and we have a printk after wfi,that makes CPU0
has no chance to kill secondary CPUs,we should
remove this printk.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
in uSDHC controller, SDCLKFS field in SYS_CTRL register
is defined differently from eSDHC
In Single Data Rate mode(DDR_EN bit of MIXERCTRL is '0')
Only the following settings are allowed:
80h) Base clock divided by 256
40h) Base clock divided by 128
20h) Base clock divided by 64
10h) Base clock divided by 32
08h) Base clock divided by 16
04h) Base clock divided by 8
02h) Base clock divided by 4
01h) Base clock divided by 2
00h) Base clock divided by 1
While in Dual Data Rate mode(DDR_EN bit of MIXERCTRL is '1')
Only the following settings are allowed:
80h) Base clock divided by 512
40h) Base clock divided by 256
20h) Base clock divided by 128
10h) Base clock divided by 64
08h) Base clock divided by 32
04h) Base clock divided by 16
02h) Base clock divided by 8
01h) Base clock divided by 4
00h) Base clock divided by 2
so the clock setting function should be changed to fit the definition
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
Add support for CPUFREQ for SMP system.
Added support for 1GHz, 800MHz, 400MHz and 160MHz.
Added support for scaling the voltage along with frequency.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
lvds2 port use i2c3 port.
Add EGA i2c register data to i2c port3.
but two touch can't work at the same time because irq conflict.
Signed-off-by: Frank Li <Frank.Li@freescale.com>
|
|
Add ESAI recording to mx6q platform.
To differentiate mx6q and mx53 in codec machine layer code.
Signed-off-by: Lionel Xu <R63889@freescale.com>
|
|
ehci_lpm_set_da and ehci_lpm_check are EHCI 1.1 specific functions which
are not used on many platforms but do generate annoying gcc warnings
Signed-off-by: Maksim Rayskiy <mrayskiy@broadcom.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
|
|
drivers/usb/host/ehci-hub.c:109:
warning: 'ehci_adjust_port_wakeup_flags' defined but not used
Signed-off-by: Peter Chen <peter.chen@freescale.com>
|
|
Add ESAI recording to mx6q platform.
Note: since there is pad conflict between esai record and fec, add a boot
argument esai_record to deal with it. This argument is required to enable
the record functionality.
Signed-off-by: Lionel Xu <R63889@freescale.com>
|
|
Add ESAI recording to mx6q platform.
Note: since there is pad conflict between esai record and fec, add a boot
argument esai_record to deal with it. This argument is required to enable
the record functionality.
Signed-off-by: Lionel Xu <R63889@freescale.com>
|
|
ipu2-di should use CCGR3 4&5, ldb_di should use 6&7.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
fix clear buffer function.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
FG pos need be reset to 0 when channel disable, but it will lost old setting.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
For split mode, if using vf/enc task, the display is not correct.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
One issue was found in split mode: For input 1024x600, output 1360x768,
after stripe calculation, input width and input column are not right.
This patch fix this issue.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
