summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2011-06-30ARM: defconfig: enterprise: enable ov9726 sensortegra-12r3Charlie Huang
bug 829399 - enable front sensor of enterprise board Change-Id: I4d0753d7f82e538cc133dc680924b59a46a9ea82 Reviewed-on: http://git-master/r/39002 Reviewed-by: Jeremy Wyman <jwyman@nvidia.com> Tested-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-30Revert "i2c: tegra: Remove the synchronization between isr and caller"Zhijun He
This reverts commit fbe412ed91158bc1ec5c30c1bc9e9857a115d754. This fixed the video recording system hang bug. Bug 842901 Change-Id: I9467931ffe57b0d7462f6ca09f7582f9c3c40e46 Reviewed-on: http://git-master/r/39286 Tested-by: Zhijun He <zhhe@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-30ARM: tegra: enterprise: Add front cameraCharlie Huang
bug 829399 - add front camera ov9726 Change-Id: Iea0db38d3d2a55acf89e9e49a870ecfc4ad0e109 Reviewed-on: http://git-master/r/39003 Reviewed-by: Jihoon Bang <jbang@nvidia.com> Tested-by: Jihoon Bang <jbang@nvidia.com> Reviewed-by: Chonglei Huang <chahuang@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-30media: video: tegra: enable ov9726 sensorCharlie Huang
bug 829399 - add front sensor ov9726 for enterprise board Change-Id: Id775f8d529206c326dbe8c552e049eb49f76fa55 Reviewed-on: http://git-master/r/39005 Reviewed-by: Jihoon Bang <jbang@nvidia.com> Tested-by: Jihoon Bang <jbang@nvidia.com> Reviewed-by: Chonglei Huang <chahuang@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-30arm: tegra: cardhu: Add KBC wake eventRay Poudrier
Change-Id: Ifd9d1de52b4859ec16d82287c0944798b6c98d10 Reviewed-on: http://git-master/r/39267 Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com> Reviewed-by: Karan Jhavar <kjhavar@nvidia.com> Reviewed-by: Raymond Poudrier <rapoudrier@nvidia.com> Tested-by: Raymond Poudrier <rapoudrier@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29arm: tegra: cardhu: enable lp0 by defaultLuke Huang
Set the default sleep mode to be lp0. Note: This change only affects Tegra3-A02. For A01, the default sleep mode is still lp1. Bug 802410 Change-Id: Ie9c38333a1048562569333f74bd743960f446ea2 Reviewed-on: http://git-master/r/38780 Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com> Tested-by: Chih-Lung Huang <lhuang@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29arm: tegra: clock: clock fix for lp0Luke Huang
Since clock is required when resetting devices, always enable pllc and plla at the beginning of clock restore routine. Change-Id: Ib634408f23677ce1cf629576130bbc5a6ca767af Reviewed-on: http://git-master/r/38778 Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com> Tested-by: Chih-Lung Huang <lhuang@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29arm: tegra: cardhu: disable governor switching on early suspendLuke Huang
governor swithing is causing the system to fail on LP0 resume. Disable it for now. DO NOT merge back to main. Change-Id: Id2ffcbd9657b8abff7c943e1d62e16b4a14e0b42 Reviewed-on: http://git-master/r/38853 Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com> Tested-by: Chih-Lung Huang <lhuang@nvidia.com> Reviewed-by: Wen Yi <wyi@nvidia.com> Reviewed-by: Karan Jhavar <kjhavar@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29ARM: tegra: power: Powergate PCIE and SATA partitions on tegra 3Karan Jhavar
By defalut PCIE and SATA partitions are powergated. If needed, respective drivers should un-powergate these partitions. Change-Id: Ibe2ada3e8b9738393140ad3dbbd7af4a9d94e889 Reviewed-on: http://git-master/r/38816 Reviewed-by: Karan Jhavar <kjhavar@nvidia.com> Tested-by: Karan Jhavar <kjhavar@nvidia.com> Reviewed-by: Narendra Damahe <ndamahe@nvidia.com> Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29cpufreq interactive governor: Update target frequency calculationAlex Frid
Updated target frequency calculation algorithm to take into account current rate CPU is running at: - When CPU is running below go_maxspeed_load threshold, adjust the target frequency based on current rate to reach tunable sustainable load (instead of applying cpu load to max possible cpu rate). Tuned by setting new node ("0" falls back to using max_rate): /sys/devices/system/cpu/cpufreq/interactive/sustain_load - When CPU is running at/above go_maxspeed_load threshold, ramp the target frequency starting from current exponentially with tunable base (instead of immediate jump to maximum cpu rate). Tuned by setting new node ("0" falls back to jump to max_rate): /sys/devices/system/cpu/cpufreq/interactive/boost_factor Defaults for the new tunning parameters are set to "0" - so no changes in governor default behavior. Change-Id: I0137c2fbc9c2cc1ae85869593319324d31974e1a Reviewed-on: http://git-master/r/38817 Reviewed-by: Karan Jhavar <kjhavar@nvidia.com> Tested-by: Karan Jhavar <kjhavar@nvidia.com> Reviewed-by: Narendra Damahe <ndamahe@nvidia.com> Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29ARM: tegra: power: Refactored kernel powergate codeKaran Jhavar
This change provides a centralized location for powergating modules. It would take care of switching on/off clocks while un-powergating/ powergating modules respectively. Bug: 814267 Change-Id: Ia25cf38d2f1e6df1ee0e1a6d8f46b9674a5ed24b Reviewed-on: http://git-master/r/38815 Reviewed-by: Karan Jhavar <kjhavar@nvidia.com> Tested-by: Karan Jhavar <kjhavar@nvidia.com> Reviewed-by: Jin Qian <jqian@nvidia.com> Reviewed-by: Narendra Damahe <ndamahe@nvidia.com> Reviewed-by: Aleksandr Frid <afrid@nvidia.com> Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29input: touch: atmel_mxt_ts: Prevent double suspend/resume.Robert Collins
In the case where early suspend/resume is enabled, prevent suspend/resume from being called twice. Removing the default suspend/resume handlers while early suspend/resume is enabled prevents the double suspend/resume from occurring. BUG 843934 Change-Id: Ic3c740e4b84a7b6bb99793d0794d7def216687be Reviewed-on: http://git-master/r/39035 Reviewed-by: Karan Jhavar <kjhavar@nvidia.com> Reviewed-by: Narendra Damahe <ndamahe@nvidia.com> Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com> Tested-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29ARM: defconfig: enterprise: enable AR0832Jihoon Bang
DO NO INTEGRATE INTO MAIN Enable rear camera sensor for enterprise board Change-Id: I3f17a719933a9914ecfd68368e469ab3f07c2188 Reviewed-on: http://git-master/r/38751 Reviewed-by: Jihoon Bang <jbang@nvidia.com> Tested-by: Jihoon Bang <jbang@nvidia.com> Tested-by: Gerrit_Virtual_Submit Reviewed-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29media: video: tegra: enable ar0832 sensorJihoon Bang
DO NOT INTEGRATE INTO MAIN Support only one sensor for now. Change-Id: If3bbe8b449db8145d1841ce68e333a6a660b728d Reviewed-on: http://git-master/r/38750 Reviewed-by: Jihoon Bang <jbang@nvidia.com> Tested-by: Jihoon Bang <jbang@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com> Tested-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29ARM: tegra: enterprise: Add rear cameraJihoon Bang
DO NOT INTEGRATE INTO MAIN Add and enable rear camera sensor. Support only one sensor for now. Change-Id: Ifb9e15d0061a8547f0b3afd347bf0f11b26970c4 Reviewed-on: http://git-master/r/38752 Reviewed-by: Jihoon Bang <jbang@nvidia.com> Tested-by: Jihoon Bang <jbang@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com> Tested-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29arm: tegra: enterprise: add usb_vbus for usb phy DO NOT MERGETom Cherry
Change-Id: I321a7346741dfc0a932d3fd6b5d14bb0d9b63cc5 Reviewed-on: http://git-master/r/39025 Reviewed-by: Thomas Cherry <tcherry@nvidia.com> Tested-by: Thomas Cherry <tcherry@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com> Tested-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29ARM: tegra: enterprise: Remove dsi postsuspend DO NOT MERGEAnimesh Kishore
Regulator disable in postsuspend cause suspend/resume break. Bug 841104 Change-Id: I67962d51b97ef9775e31c2b2c4b977a77895ed05 Reviewed-on: http://git-master/r/39024 Reviewed-by: Thomas Cherry <tcherry@nvidia.com> Tested-by: Thomas Cherry <tcherry@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com> Tested-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29arm: tegra: enterprise: Add VBUS regulator information DO NOT MERGELaxman Dewangan
Adding VBUS regulator information to activate the VBUS. bug 833736 Change-Id: Icfd81e73d654c459e7d001857857343a715a056e Reviewed-on: http://git-master/r/39023 Reviewed-by: Thomas Cherry <tcherry@nvidia.com> Tested-by: Thomas Cherry <tcherry@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com> Tested-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29regulator: tps80031: Add VBUS as regulator DO NOT MERGELaxman Dewangan
Providing the control of VBUS through regulator api. bug 833736 Change-Id: I6aeae903bbfa3b0346a4dd268f143d40e6502c58 Reviewed-on: http://git-master/r/39022 Reviewed-by: Thomas Cherry <tcherry@nvidia.com> Tested-by: Thomas Cherry <tcherry@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com> Tested-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29video: dsi: tegra: Improve suspend code DO NOT MERGEAnimesh Kishore
Add check to prevent control enter into suspend function once dsi has already been disabled Bug 841104 Change-Id: Ie6aa3d4aed4acf45eeac86301f97400414748cde Reviewed-on: http://git-master/r/39021 Reviewed-by: Thomas Cherry <tcherry@nvidia.com> Tested-by: Thomas Cherry <tcherry@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com> Tested-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29ARM: tegra: enterprise: proper emc table DO NOT MERGESachin Nikam
Updated SDRAM emc clock table for below freqs. 25.5 MHz, 51 MHz, 102 MHz, 400 MHz. Bug 832436 Change-Id: I8069a82cb504dbd9a530f5a09238e0faf39722a9 Reviewed-on: http://git-master/r/39020 Reviewed-by: Thomas Cherry <tcherry@nvidia.com> Tested-by: Thomas Cherry <tcherry@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com> Tested-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29arm: config: enterprise: enable cpu DVFS DO NOT MERGETom Cherry
Bug 829405 Change-Id: Ie78d245a99013fa09968443aa3358049f2e97c55 Reviewed-on: http://git-master/r/39019 Reviewed-by: Thomas Cherry <tcherry@nvidia.com> Tested-by: Thomas Cherry <tcherry@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com> Tested-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-29video: tegra: dc: fix DSI pclk calculation NO NOT MERGEXin Xie
BUG 844499 Change-Id: I422afd8f37a4c95d9eaacff010ed2689f2069f12 Reviewed-on: http://git-master/r/39018 Reviewed-by: Thomas Cherry <tcherry@nvidia.com> Tested-by: Thomas Cherry <tcherry@nvidia.com> Reviewed-by: Jeremy Wyman <jwyman@nvidia.com> Tested-by: Jeremy Wyman <jwyman@nvidia.com>
2011-06-24ARM: tegra: clock: Add Tegra3 AVP activity monitor supportAlex Frid
Added AVP clock control using Tegra3 activity monitoring device. The target AVP frequency floor is set based on average load and short term boost. Average AVP load time (time when AVP is not halted by flow controller) is determined by fixed frequency count provided by monitoring h/w featuring 1st order IIR activity filter. The boost frequency is calculated by s/w - exponentially increasing/ decreasing when sampled AVP activity has crossed upper/lower boost watermarks. The implementation is interrupt driven - periodic sampling is hidden by h/w. The tune-able debugfs parameters are: /sys/kernel/debug/tegra_actmon/avp/boost_step - boost rate increase step (% of max AVP frequency) /sys/kernel/debug/tegra_actmon/avp/boost_rate_inc - boost rate increase factor (%) /sys/kernel/debug/tegra_actmon/avp/boost_rate_dec - boost rate decrease factor (%) /sys/kernel/debug/tegra_actmon/avp/boost_threshold_up - upper activity watermark for boost increase (AVP active time in %) /sys/kernel/debug/tegra_actmon/avp/boost_threshold_dn - lower activity watermark for boost decrease (AVP active time in %) Change-Id: Ia82247176531f2fb67acfc277e63b9f16916a488 Reviewed-on: http://git-master/r/37175 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-24ARM: tegra: clock: Add Tegra3 EMC activity monitor supportAlex Frid
Added EMC clock control using Tegra3 activity monitoring device. The target EMC frequency floor is set based on average activity and short term boost. Average EMC activity is obtained directly from monitoring h/w featuring 1st order IIR activity filter. The boost frequency is calculated by s/w - exponentially increasing/ decreasing when sampled EMC activity has crossed upper/lower boost watermarks. The implementation is interrupt driven - periodic sampling is hidden by h/w. The tune-able debugfs parameters are: /sys/kernel/debug/tegra_actmon/emc/boost_step - boost rate increase step (% of max EMC frequency) /sys/kernel/debug/tegra_actmon/emc/boost_rate_inc - boost rate increase factor (%) /sys/kernel/debug/tegra_actmon/emc/boost_rate_dec - boost rate decrease factor (%) /sys/kernel/debug/tegra_actmon/emc/boost_threshold_up - upper activity watermark for boost increase (% of current EMC frequency) /sys/kernel/debug/tegra_actmon/emc/boost_threshold_dn - lower activity watermark for boost decrease (% of current EMC frequency) Change-Id: I385c6e0a75da42dada792db6b4018b68fea8f23b Reviewed-on: http://git-master/r/36790 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-24ARM: defconfig: cardhu: Enable new Atmel touch driver.Robert Collins
Enable new Atmel touch driver with early suspend/resume. BUG 826854 Change-Id: I732d9322aab35baf1b97f8f86dbd31b79a3dad85 Reviewed-on: http://git-master/r/34975 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-24ARM: tegra: touchscreen: Board files for new Atmel touch driver.Robert Collins
* Update board files for new Atmel MaxTouch driver. * Fix section mismatch with touch init (merged from other commit) - Mark the tegra_touchscreen_init structures as __initdata, since theycan be dropped once initialization has completed. - Mark generic_touch_init() as __init, since it is only called from the init path of various boards. BUG 826854 Change-Id: Ifa73d89f8f62d2ac5b1e646276e444f87274d38f Reviewed-on: http://git-master/r/35287 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-24tegra: dc: set EMC clock dynamicallyXin Xie
If the screen is idle (no POST for some time), reduce the DC EMC clock according the windows size. If external display connected, the EMC clock will not be reduced. BUG 828306 Change-Id: I6fb62ce6baf3380737c76b71f16e38ad6465a667 Reviewed-on: http://git-master/r/37106 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-24regulator: write permission for only userSachin Nikam
Write permission only for User for syncevent_regulators sysfs attribute. This is needed so as to pass FileSystemPermission CTS. Bug 840409 Change-Id: Iad1ac9fc63b9471b2f7c9f2c12524512b3f5941e Signed-off-by: Sachin Nikam <snikam@nvidia.com> Reviewed-on: http://git-master/r/36897 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-24video: tegra: dsi: Update DSI pad register.Kevin Huang
Bug 829327 Change-Id: If17ec2aafccdfad1834f3fc914398cbd3babba01 Reviewed-on: http://git-master/r/36818 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-24tegra: dc: adding max pixclock check for hdmiDonghan Ryu
tegra_dc_hdmi_equal doesn't check pixclock and some devices doesn't support 148.5Mhz pixclock which is needed for 1080p@60. However, adding 1080p@30 to the supported hdmi mode array makes tegra_dc_hdmi_equal to retun 1080p@60. Therefore, this commit adds max pixclock check to distinguish modes with different pixclock Bug: 815409 Change-Id: Ifbf07929e3c7a92172856518a55e9d4a04f0b943 Reviewed-on: http://git-master/r/32511 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-24ARM: tegra: generate status events for all clocksPeter De Schrijver
Change-Id: I55f52ab038764079811c68b3bb3738a9de17d7bf Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com> Reviewed-on: http://git-master/r/31530 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-24video: tegra: dc: No S_IWGRP permission for sysfs attrbsSachin Nikam
Don't give write permission for Group for sysfs: stats_enable, enable and smart dimmer attributes. Bug 840409 Change-Id: Ic51e2a831c7bffed055d5120e684022ff64736c8 Signed-off-by: Sachin Nikam <snikam@nvidia.com> Reviewed-on: http://git-master/r/36994 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-24ARM: tegra: sysfs write permission for user onlySachin Nikam
Giving read-write permission for user only for sysfs attributes. Group and other will have only read permission. - tegra_mc_stats: enable and quantum - susend: mode - clock: rate, parent, state File System Permission CTS expects this to pass. Bug 840409 Change-Id: I3335b27124be38f0f5ea4cc415fef6532e574680 Signed-off-by: Sachin Nikam <snikam@nvidia.com> Reviewed-on: http://git-master/r/36867 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-24ARM: tegra: Adds an API to dump spdif registers.Manjula Gupta
Reviewed-on: http://git-master/r/30512 (cherry picked from commit 52e7d11bc42abb7643191bccf55fc9fc66b640d2) Change-Id: I35c6e91dc943637fdebb0db1a633c5bc1c39727f Reviewed-on: http://git-master/r/31112 Tested-by: Manjula Gupta <magupta@nvidia.com> Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2011-06-24arm: tegra: power: fix LP2 scheduling in atomicXin Xie
disable_irq() will do schedule() if threaded IRQ handler is running. But suspend_cpu_complex() is called from IRQ disabled. disable_irq_nosync() should be used here because it will not sleep. BUG 841808 Change-Id: Id6cfd8c1ad305281422da878ae77b93b58f3b306 Reviewed-on: http://git-master/r/37505 Reviewed-by: Xin Xie <xxie@nvidia.com> Tested-by: Xin Xie <xxie@nvidia.com> Reviewed-by: Aleksandr Frid <afrid@nvidia.com> Reviewed-by: Venkata (Muni) Anda <vanda@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com> Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2011-06-24arm: tegra: enterprise: change microphone configJihoon Bang
Enterprise uses digital microphone. This change allows max98088 to enable clock for microphone input. Bug 840691 Change-Id: Ia1695c9a7d9d69eb9944b9f6819ec78fd7dbe518 Reviewed-on: http://git-master/r/37945 Reviewed-by: Scott Peterson <speterson@nvidia.com> Tested-by: Jihoon Bang <jbang@nvidia.com> Reviewed-by: Thomas Cherry <tcherry@nvidia.com>
2011-06-24arm: tegra: cardhu: handle regulator_get errorPrayas Mohanty
For sh532u, when regulator_get fails, it still returns unwanted value. Reset regulator variable to NULL and return error. bug 841078 Change-Id: I7265b2b5ca40405c92555a242d7d39f5dfe2bb07 Reviewed-on: http://git-master/r/37848 Reviewed-by: Alok Chauhan <alokc@nvidia.com> Tested-by: Prayas Mohanty <pmohanty@nvidia.com> Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com> Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2011-06-24arm: tegra: cardhu: enable PMU features for lp0Luke Huang
Enable PMU only features for LP0. System-wise LP0 is not enable by default yet. 1. Allow pmu SLEEP state 2. Keep 32KHz clk out from PMU enabled on LP0 3. Set core_power_req to be high enable 4. Turn off VDD1 (power for Vcore) on LP0 Change-Id: Id6babdfc36de1a597f8df5d2943ef048699013d4 Reviewed-on: http://git-master/r/32853 Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com> Tested-by: Chih-Lung Huang <lhuang@nvidia.com> Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-24video: tegra: dsi: Set dc and dsi clock for DSI burst mode.Kevin Huang
Change-Id: Ia631f7bae013f378c36fe05c665ef178bef12a46 Reviewed-on: http://git-master/r/31904 Reviewed-by: Kevin Huang <kevinh@nvidia.com> Tested-by: Kevin Huang <kevinh@nvidia.com> Reviewed-by: Jonathan Mayo <jmayo@nvidia.com> Reviewed-by: Animesh Kishore <ankishore@nvidia.com>
2011-06-24video: tegra: Do not set HDMI as a wakeup sourceSanjay Singh Rawat
HDMI connect/disconnect will not affect the suspended device. bug 835157 Signed-off-by: Sanjay Singh Rawat <srawat@nvidia.com> Reviewed-on: http://git-master/r/37174 (cherry picked from commit 31f69bbe2e832a7dfa7678bb965b3461f421e0f5) Change-Id: Id66cdfcc5435df5abfab54fff823968ae67465a8 Reviewed-on: http://git-master/r/38204 Tested-by: Sanjay Singh Rawat <srawat@nvidia.com> Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com> Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
2011-06-24ARM: tegra: clock: Add clock rate change notificationAlex Frid
Change-Id: I97434334a4214180a365d9709a331405da135669 Reviewed-on: http://git-master/r/36202 Reviewed-by: Narendra Damahe <ndamahe@nvidia.com> Reviewed-by: Aleksandr Frid <afrid@nvidia.com> Tested-by: Aleksandr Frid <afrid@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com>
2011-06-24Input: atmel_mxt_ts: add early suspend/resume functionalityRobert Collins
Add early suspend/resume functionality to Atmel touch driver. 0W suspend. Early suspend/resume functions written and provided by Atmel Corporation. BUG 826854 Change-Id: I58d5abacff20df9d3027c960021e94298e31b8a6 Reviewed-on: http://git-master/r/35286 Reviewed-by: Robert R Collins <rcollins@nvidia.com> Tested-by: Robert R Collins <rcollins@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com> Reviewed-by: Narendra Damahe <ndamahe@nvidia.com> Reviewed-by: Daniel Willemsen <dwillemsen@nvidia.com>
2011-06-24Input: atmel_mxt_touch: NVIDIA touch customizationRobert Collins
* Fix suspend/resume bug to prevent unecessary i2cinterrupts when suspended. * Change input device name to match NVDA IDC name. * Add I2C address defines. * Change "printk" to "dev_info" function calls. BUG 826854 Change-Id: Ic1b25bc469b86d8a26e876e80973597d9f6fb107 Reviewed-on: http://git-master/r/35285 Reviewed-by: Robert R Collins <rcollins@nvidia.com> Tested-by: Robert R Collins <rcollins@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com> Reviewed-by: Narendra Damahe <ndamahe@nvidia.com> Reviewed-by: Daniel Willemsen <dwillemsen@nvidia.com>
2011-06-24Input: atmel_mxt_ts: Atmel customizations to touch.Robert Collins
Integrate changes made by Atmel. These changes are in addition to mainline driver. NOTE: Driver will compile as a stand-alone. BUG 826854 Change-Id: If13688d90d97b71718576f3fb756496f57a965d7 Reviewed-on: http://git-master/r/35280 Reviewed-by: Robert R Collins <rcollins@nvidia.com> Tested-by: Robert R Collins <rcollins@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com> Reviewed-by: Daniel Willemsen <dwillemsen@nvidia.com>
2011-06-24Input: atmel_mxt_ts: Add Atmel mainline touch driver.Robert Collins
Update to new mainline touch screen driver. NOTE: Driver will not compile as a stand-alone due to missing and/or changed support files on kernel.org. BUG 826854 <As of commit: 8b86c1c28f569301aa1a113a060f9ed803300903> Change-Id: I0c50a122836d495bcf8f0c47c4729e9a4a7834c9 Reviewed-on: http://git-master/r/35279 Reviewed-by: Robert R Collins <rcollins@nvidia.com> Tested-by: Robert R Collins <rcollins@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com> Reviewed-by: Narendra Damahe <ndamahe@nvidia.com> Reviewed-by: Daniel Willemsen <dwillemsen@nvidia.com>
2011-06-24arm: tegra: Fix file permissionsScott Williams
Remove executable permission from source files. Change-Id: I174be22b3b753569e33de1dc1fed2e823fda6120 Reviewed-on: http://git-master/r/37956 Reviewed-by: Scott Williams <scwilliams@nvidia.com> Tested-by: Scott Williams <scwilliams@nvidia.com>
2011-06-23video: tegra: nvmap: free vm_struct in nvmap_munmap()kenjchen
In nvmap_munmap(), remove_vm_area just remove the allocated memory page information. It doesn't de-allocate vm_struct. kfree() should be used to avoid memory leak in nvmap. Bug: 833796 Change-Id: Ibd0309c1ff323fb8110870ace27819f5a1e006ba Reviewed-on: http://git-master/r/35638 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-23arm:tegra:enterprise:board changes for PMU RTCvenu byravarasu
Board changes needed to enable TI PMU 80031 RTC on enterprise are added. bug 833336 Change-Id: Ic2d2374ed6bff773964bd7bf6b81c69feda2d9b1 Reviewed-on: http://git-master/r/34457 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
2011-06-23arm: config: enterprise: support for PMU 80031 RTCvenu byravarasu
Enabling PMU 80031 RTC config variable in the enterprise defconfig bug 833336 Change-Id: Ia4ee9c91ac47ef9b4ae3e0260fa17d67a7a78451 Reviewed-on: http://git-master/r/34455 Reviewed-by: Niket Sirsi <nsirsi@nvidia.com> Tested-by: Niket Sirsi <nsirsi@nvidia.com>
generated by cgit v1.2.3 (git 2.0.4) at 2024-06-23 09:35:12 +0000