summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/bcm2835-rpi-zero.dts
AgeCommit message (Collapse)Author
2017-08-02ARM: bcm283x: Define UART pinmuxing on board levelStefan Wahren
Until RPI 3 and Zero W the pl011 (uart0) was always on pin 14/15. So in order to take care of them and other boards in the future, we need to define UART pinmuxing on board level. This work based on Eric Anholt's patch "ARM: bcm2385: Don't force pl011 onto pins 14/15." and Fabian Vogt's patch "ARM64: dts: bcm2837: assign uart0 to BT and uart1 to pin headers". Signed-off-by: Stefan Wahren <stefan.wahren@i2se.com> Reviewed-by: Eric Anholt <eric@anholt.net> Signed-off-by: Eric Anholt <eric@anholt.net>
2017-06-12ARM: dts: bcm2835-rpi-zero: Enable OTG modeStefan Wahren
Since 635c21068cf ("usb: dwc2: gadget: Fix WARN_ON messages during FIFO init") the dwc2 driver is able to handle OTG and gadget mode for bcm2835. So enable this feature for the Raspberry Pi Zero. Signed-off-by: Stefan Wahren <stefan.wahren@i2se.com> Signed-off-by: Eric Anholt <eric@anholt.net>
2016-11-16ARM: bcm2835: Add names for the RPi Zero GPIO linesStefan Wahren
This adds the GPIO names for the Raspberry Pi Zero. The GPIO lines of the RPi Zero are almost identical to the Model A+ except: * GPIO 35, 38, 40 and 45 are not connected * Status LED is active low Signed-off-by: Stefan Wahren <stefan.wahren@i2se.com> Signed-off-by: Eric Anholt <eric@anholt.net>
2016-10-17ARM: dts: bcm283x: drop alt3 from &gpioGerd Hoffmann
As the alt3 group has no pins left drop it from &gpio. Signed-off-by: Gerd Hoffmann <kraxel@redhat.com> Signed-off-by: Eric Anholt <eric@anholt.net> Acked-by: Stefan Wahren <stefan.wahren@i2se.com>
2016-08-24ARM: dts: bcm2835: Add Raspberry Pi ZeroStefan Wahren
The Raspberry Pi Zero is a minified version of model A+. It's notable there is no PWR LED and the ACT LED is inverted. Additionally the Pi Zero is capable of the USB peripheral mode. Signed-off-by: Stefan Wahren <stefan.wahren@i2se.com> Acked-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Eric Anholt <eric@anholt.net>