| Age | Commit message (Collapse) | Author |
|---|
|
Update ERA detection code to check 3 sources CCBVID, CAAMVID
and the device tree.
Fix bit handling of CAAMVID data to obtain correct results.
Remove default device tree values.
Update errata handling to target known affected platforms.
Signed-off-by: Radu Solea <radu.solea@nxp.com>
|
|
Revert "MLK-14498-12 arm: dts: imx6/7: enable ocram for sdma"
This reverts commit 51b2a6f6d70c.
Signed-off-by: Robin Gong <yibin.gong@nxp.com>
|
|
Add ocram for sdma BDs memory.
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
Acked-by: Robin Gong <yibin.gong@nxp.com>
|
|
Set the max link capability of the imx pcie to gen2
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
|
|
Upstream is using "spba" clock name in the various sound drivers as
opposed to our internal tree where we have used "dma". Update all of
the dtsi files to use the new name.
Signed-off-by: Octavian Purdila <octavian.purdila@nxp.com>
|
|
VADC module is in i.MX6SX display power domain.
It should enabled with display power domain,
otherwise vadc will fail to be work when
display in low power mode.
Signed-off-by: Sandor Yu <Sandor.yu@nxp.com>
(cherry picked from commit 8ab2cc06a6900889bd61e8de6f5436523e8227d2)
|
|
To enable a IRQ as a wakeup source, we should set its interrupt parent to
gpc not the intc. Fix the wrong CAAM JR interrupts setting by removing the
its interrupt parent to use default SOC's interrupt parent "gpc". Otherwise,
irq_set_irq_wake will return error.
Signed-off-by: ye li <ye.li@nxp.com>
|
|
Add lcdif alias name.
Signed-off-by: Sandor Yu <Sandor.yu@nxp.com>
|
|
The MQS can only work when the mclk1 is selected as the mclk
of sai. On other hand, the mclk0 use same clock root
(sai_clk_root) as mclk1. so removing mclk0 won't impact the sai
features.
Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
|
|
SAI has 4 clock source, even the mclk0 is always same as
the mclk1, but it is need to add in device tree.
Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
|
|
SRTC needs to be kept enabled during system poweroff,
SNVS_LP control register bit 0 SRTC_ENV must be set
to enable RTC, for software poweroff, kernel just
read the register offset and value from dtb and write
to SNVS_LP control register to poweroff system, need
to make sure bit 0 SRTC_ENV is set to enable RTC during
system poweroff.
Previous setting did NOT enable it which will cause
RTC stop running if using software poweroff.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
|
|
JTAG, DS-5 attachment causes exceptions
Added properties to device tree, in order to enable and disable
alarms. The following are the available alarms:
-JTAG active
-WatchDOG 2 reset
-Internal Boot
-External Tamper Detection pad
|
|
Add power-domains for display domain for imx6sx.
Signed-off-by: Fancy Fang <chen.fang@nxp.com>
|
|
Added CAAM to the device tree for imx6sx in imx6sx.dtsi.
Signed-off-by: Dan Douglass <dan.douglass@nxp.com>
|
|
- Delete regulator-always-on for 3p0 since it needs to enable/disable
on the fly.
- Add "anatop-enable-bit" property as the offset of enable bit for
3p0, 1p1, and 2p5.
- USB PHY refers "reg_3p0" phandle at its node.
Signed-off-by: Peter Chen <peter.chen@freescale.com>
(cherry picked from commit c2c2cbc46fda3e8ea798d270a3410f351af9d1ca)
|
|
Add imx6q/dl/qp sabresd, imx6sx sabreauto magic packet support.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
This patch cherry-pick from the below commit, but make little change:
align i.mx6dl with i.mx6q, since TKT238285 should be exit on other chips
although it can't reproduced by SPI-NOR, now there is official workaround
for this bug(a619a00e11a67b00805b9148f004a3c94d54f863). So this patch just
enable dma support on i.mx6sl and i.mx6sx.
*****************
There is one BUG(TKT238285) in ecspi module in DMA mode,but
it only found on i.mx6dl now, so enable dma support on all
i.mx6 chips except i.mx6dl
Signed-off-by: Robin Gong <b38343@freescale.com>
(cherry picked from commit fa9ef1796819aadbb1ea184613d4fdd3de1b46c6)
(cherry picked from commit cfedad0e853fbcd5e57591b559734d54cdb782c8)
|
|
Add flexcan stop mode support.
Signed-off-by: Dong Aisheng <aisheng.dong@freescale.com>
|
|
enable rpmsg on imx6sx platforms
- imx6sx sdb board
- imx6sx sabreauto board
Signed-off-by: Richard Zhu <Richard.Zhu@freescale.com>
|
|
(cherry-pick from f9759787e60ad3422d2119f9f25ac320ca58f5df)
confilict: arch/arm/boot/dts/imx6sx.dtsi
The dts file arch has changed in 3.14. Add QoS description in
imx6sx dts manually and solve the conflict.
Date Feb 2, 2015
Signed-off-by: Shawn Xiao <b49994@freescale.com>
|
|
There is one ROM bug on i.mx6sx TO1.1 that default ROM code use the old
ocram space 0x900000, but it should be 0x8f8000. So SW workaround need to
be added, unfortunately, the 'romcp' device node not added in i.mx6sx dtsi
on v4.1, thus i.mx6sx-sdb-reva board will be failed to resume back, add them
back.
Signed-off-by: Robin Gong <b38343@freescale.com>
|
|
Add the GPU configuration in the dtsi files for the above three SOCs.
date Oct 28, 2015
Signed-off-by: Shawn Xiao <b49994@freescale.com>
|
|
Add mqs support for mx6sx-sd-exp1 board
Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
|
|
Add dts support for pxp module on the imx6sx sdb
board.
Signed-off-by: Fancy Fang <chen.fang@freescale.com>
|
|
Add dcic driver property to imx6q/dl sabresd/auto
and imx6sx sdb board.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
Fix imx6/7 ocotp dts node.
Signed-off-by: Peng Fan <Peng.Fan@freescale.com>
|
|
Add sii902x hdmi driver to imx6sl, imx6sx and imx7d boards.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
add esai<->cs42888 sound card support for imx6sx-sabreauto board.
Signed-off-by: Zidan Wang <zidan.wang@freescale.com>
|
|
enable pcie support on imx6sx platforms.
Signed-off-by: Richard Zhu <Richard.Zhu@freescale.com>
|
|
Add imx v4l2 capture driver.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
The pll1_bypass and pll1_bypass_src clock index in cpu node
should be IMX6SX_PLL1_BYPASS and IMX6SX_PLL1_BYPASS_SRC,
so correct this.
Signed-off-by: Bai Ping <b51503@freescale.com>
|
|
add MU support for i.MX6SX.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
1. add i.MX6SX SabreAuto board M4 dts support;
2. add shared memory node support for AMP clk/power management;
3. add qspi restore node for suspend/resume with Mega/Fast off
when M4 is enabled and running on QSPI flash.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
add SEMA4 support for i.MX6SX.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
add sai<->wm8962 sound card support for imx6sx-sdb board
Signed-off-by: Zidan Wang <zidan.wang@freescale.com>
|
|
Add MLB50 support on the i.MX6SX-ARD platform.
Signed-off-by: Luwei Zhou <b45643@freescale.com>
|
|
Add ADC dts support on i.MX6SX-SDB platform.
Signed-off-by: Luwei Zhou <b45643@freescale.com>
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
Correct the uart compatible string.
Signed-off-by: Fugang Duan <B38611@freescale.com>
(cherry picked from commit: 1fc2d4c41ffbd00ba3d10038a321983879741df3)
|
|
Enable fec2 MAC multiqueue.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
There is a specific DMATYPE (IMX_DMATYPE_SSI_DUAL) for ssi
dual fifo mode.
Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
(cherry picked from commit 26fbde0839ec018d02fdb9c5b7c10808a583596a)
|
|
cherry-pick below patch from imx_3.14.y
ENGR00331799-3: ARM: dts: imx6sx: update dts for asrc
As we use the upstreamed asrc driver in imx_3.14, the device tree need
to be updated.
Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
(cherry picked from commit cb4b6694dfd9c6ad996fba09c2250b11cf46c555)
|
|
Add busfreq support for i.MX6SX.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
Add 'fsl,mf-mix-wakeup-irq' property used for M/F mix in gpc node
on i.MX6SX.
Signed-off-by: Bai Ping <b51503@freescale.com>
|
|
Add pll1, pll1_bypass and pll1_bypass_src clock
reference define in dts file.
Signed-off-by: Bai Ping <b51503@freescale.com>
|
|
- Add usbphy_nop, hsic uses nop phy driver
- Add anatop phandle, hsic needs to access anatop register to
change osc clock for different boards
- Add phy_type, hsic needs to config PHY parameters at portsc
- For imx6q-arm2 board, hsic has pin conflict with ethernet, we create a
dedicated dts(imx6q-arm2-hsic.dts) for it with ethernet disabled, besides
please make sure keep the line of data and strobe unchanged between board
boots up and enable hsic controller.
Signed-off-by: Peter Chen <peter.chen@freescale.com>
(cherry picked from commit 2f8a266d271874cd398d14556752ab4ab0be27ba)
|
|
Reserve iram space for low power code. The first 16KB space
is used for suspend/resume and cpuidle. Another 4KB space is
for busfreq code.
for i.MX6SX, it has a dedicated ocram space start at 0x8f8000
for low power code.
Signed-off-by: Bai Ping <b51503@freescale.com>
|
|
To establish a connection between GPIO controllers and pin multiplexor
controller add gpio-ranges properties to all GPIO controllers found
on iMX50, iMX6Q/D, iMX6DL/S, iMX6SL, iMX6SX, iMX6UL and iMX7D/S
SoCs. The change was done after human parsing of output from
% gawk -n '{ sub(/.*__/, ""); if ($1 ~ "^GPIO") print $1, $2/4}' imxXX-pinfunc.h | sort -n
Signed-off-by: Vladimir Zapolskiy <vladimir_zapolskiy@mentor.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
|
|
Add bindings for the Vivante GC400T GPU found in the i.MX6SX.
Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Fabio Estevam <fabio.estevam@nxp.com>
Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
|
|
Building with W=1 option leads to several warnings like:
Warning (unit_address_vs_reg): Node /soc/aips-bus@02000000/anatop@020c8000/regulator-1p1@110 has a unit name, but no reg property
Fix them by removing the unneeded unit-addresses.
Signed-off-by: Fabio Estevam <fabio.estevam@nxp.com>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
|
|
198MHz is a valid operating point for mx6sx.
Add entries for VDD_ARM_CAP and VDD_SOC_CAP voltages for 198MHz according
to the imx6sx datahseet:
http://cache.nxp.com/files/32bit/doc/data_sheet/IMX6SXIEC.pdf
(a 25mV offset is added to the minimum allowed values for safety).
These values also match the ones from the NXP kernel.
Signed-off-by: Fabio Estevam <fabio.estevam@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
|
