summaryrefslogtreecommitdiff
path: root/arch/arm/mach-mx6/clock.c
AgeCommit message (Expand)Author
2014-06-03ENGR00298280 ARM: imx6: correct get_rate for usbphy clksAnson Huang
2014-06-03ENGR00295714: GPT Status register bits are cleared inadvertentlyNitin Garg
2014-06-03ENGR00270697-1 MX6: correct fec MDC clock sourceFugang Duan
2014-06-03ENGR00262502-1 [MX6Q/MX6DLS]Add commandline option to route enet irq to gpioRanjani Vaidyanathan
2014-06-03ENGR00269935 Fix the build breakMahesh Mahadevan
2014-06-03ENGR00269604 Fix the set clock-rate for audio & videoMahesh Mahadevan
2014-06-03ENGR00269449 mx6q/sdl clk:Correct register writing for aclk_podfLiu Ying
2014-06-03ENGR00268893 mx6q/sdl clock:Correct emi_clk set/get rate in aclk_podfLiu Ying
2014-06-03ENGR00268110 mx6: eim_clk div can't be used directlyAnson Huang
2014-06-03ENGR00267442 mx6: clk: some clock settings are incorrectAnson Huang
2014-06-03ENGR00266312 mx6dl: add i2c4 bus support for sabresd/auto, arm2 platformsFugang Duan
2014-06-03ENGR00257847-1 MX6Q/DL-Fix Ethernet performance issue when WAIT mode is activeRanjani Vaidyanathan
2014-06-03ENGR00256417: MLB: can't receive data in wait modeTerry Lv
2014-06-03ENGR00257661 pcie: imx: pcie ep/rc validationRichard Zhu
2014-06-03ENGR00257658 Revert "ENGR00256893-1 MX6Q/DL-Fix Ethernet performance issueJason Liu
2014-06-03ENGR00256893-1 MX6Q/DL-Fix Ethernet performance issue when WAIT mode is activeRanjani Vaidyanathan
2014-06-03ENGR00169384 imx6q: uart: config and enble uart5Jianzheng Zhou
2014-06-03ENGR00235268: change caam_ipg_clk's CG to CG6Terry Lv
2014-06-03ENGR00232326 MX6x-Fix incorrect I2C bitrateRanjani Vaidyanathan
2014-06-03ENGR00230538-1: CAAM: Correct shifting offset for CAAM IPG clock selectionSteve Cornelius
2014-06-03ENGR00227245 mx6q: Remove 400M setpoint for bus freqAnson Huang
2014-06-03ENGR00225912 ARM: etm: Add trace buffer supportFrank Li
2014-06-03ENGR00222835 MX6x-Fix incorrect enabling/disabling of PLL1Ranjani Vaidyanathan
2014-06-03ENGR00222134 MX6x - Fix race-conditions in low power code.Ranjani Vaidyanathan
2014-06-03ENGR00221975 Fix race condition in clock code.Ranjani Vaidyanathan
2014-06-03ENGR00221643 [MX6]Fix race condition of pfd 400 usecountAnson Huang
2014-06-03ENGR00221457 MX6DL clock:Set PLL3_PFD_540M to 540MHzLiu Ying
2014-06-03ENGR00221440 MX6x-Fix race-condition in checking bus_freq variablesRanjani Vaidyanathan
2014-06-03ENGR00221277 MX6DL/S - Set AXI clock to 270MHzRanjani Vaidyanathan
2014-06-03ENGR00221281 [MX6X] Fix BogoMIPS value is not correctNancy Chen
2014-06-03ENGR00221102-2 MX6Q: increase VPU frequence to 352MhzRobin Gong
2014-06-03ENGR00220370 [MX6]Fix BUS freq suspend/resume fail in low bus modeAnson Huang
2014-06-03ENGR00218789 mx6: clock: keep PLL3 enable and power bit all the timemake shi
2014-06-03ENGR00220154 GPT mx6: move mx6_timer_rate to clock.cRobin Gong
2014-06-03ENGR00220153 cpufreq mx6: new cpu set point and add VDDSOC/PU adjustRobin Gong
2014-06-03ENGR00219193 improve gpu3d core clock to 528MXianzhong
2014-06-03ENGR00216855 suspend resume fail related with clock glitchRichard Liu
2014-06-03ENGR00218747 - MX6Q/MX6DL: WAIT mode support for MX6QTO1.2/MX6DLTO1.1Ranjani Vaidyanathan
2014-06-03ENGR00216848 MX6 DL dual display failed on HDMI and LVDSSandor Yu
2014-06-03ENGR00216109 MX6Q/DL clock: VDOA needs OCRAM clock and DDR clock enabledWayne Zou
2014-06-03ENGR00215893 [MX6]No need to set high bus when hdmi_clk is enabledAnson Huang
2014-06-03ENGR00215607: CAAM: kernel can't boot up sometimesTerry Lv
2014-06-03ENGR00215041-1 MX6 clock:Support clko2 to be clko's parent clkLiu Ying
2014-06-03ENGR00215195 MX6 PM:Add necessary info for waitmode to help debug system issueLin Fuzhen
2014-06-03ENGR00214607 [MX6]Fix CPUFreq change flow issueAnson Huang
2014-06-03ENGR00214199 [MX6]Need to lower ipg_perclk to 6M before init GPTAnson Huang
2014-06-03ENGR00180919 [MX6]Update clock tree if BUS freq is changedAnson Huang
2014-06-03ENGR000212647 MX6 - Fix IPU and AXI default clock frequencyRanjani Vaidyanathan
2014-06-03ENGR00212523 [MX6]Need to enable gpt serial clock for Arik TO1.0Anson Huang
2014-06-03ENGR00211670- CPUFREQ-Set CPU to maximum frequency before entering STOP modeRanjani Vaidyanathan