Age | Commit message (Collapse) | Author |
|
- Disable phy clock at early suspend.
- Set DSI to LP mode at early suspend
Bug 847254
Bug 848069
Original-Change-Id: Ia53fa3be5280172bc5aede12cef3ca06e07ea7f5
Reviewed-on: http://git-master/r/39245
Reviewed-by: Kevin Huang <kevinh@nvidia.com>
Tested-by: Kevin Huang <kevinh@nvidia.com>
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
Rebase-Id: Ra8be9383813904f9514cfca59455e40f5aa32346
|
|
Original-Change-Id: Ie6938bfdab2a232c7a79a61faaaaa94718bbbd08
Reviewed-on: http://git-master/r/43139
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R3abb622925f9b0bdaf4bcd8da5aa7219b22fc211
|
|
Removed all gpio references to the pwm pin for the backlight.
Setting these makes the backlight unchangeable.
Original-Change-Id: I9f7d7d909008f083481ec323e6f556c884c1174d
Reviewed-on: http://git-master/r/42514
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R2f72bd77a2b3145cb23369912a5945c5c6dd01f7
|
|
Overlay was requesting emc 400MHz always during video playback.
Playback happens in overlay which was calculated incorrectly.
Reducing it to match accurate requirement.
Calculate overlay EMC bandwidth requirement same as DC.
Original-Change-Id: I5816d9ca1b42cd04048ca16b3e23e6d6ea312137
Reviewed-on: http://git-master/r/42507
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rc82d603742d5f9b5769b3f18a84ef8e718782b3b
|
|
setting max_pixclock for cardhu, enterprise, ventana and enterprise
to 148.5Mhz
Original-Change-Id: Ia734bdb9817913183bbf721bf3c14573c9a75888
Reviewed-on: http://git-master/r/35254
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rad2bb72f869ade2720ed313599fb882c571e80da
|
|
- The issue is due to the corruption of bootloader fb during kernel
initialization. This change reserves the bootloader fb and then
frees it until bootloader fb is copied to fb for Cardhu, Ventana,
Whistler, Enterprise and Aruba.
- Change color depth of Cardhu and Harmony to 32-bit.
Bug 828271
Bug 832016
Original-Change-Id: I05ef5930ee68dcbd672a5cb59b4568a2c88a2e55
Reviewed-on: http://git-master/r/34966
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rb3c9280ea4643ccee661d37d24fb540319470bf7
|
|
Added support for Binwidth specific LUT and BLTF
Bug 721258
Original-Change-Id: I1a4eb6a4d32f736101156a7f388ed0699b66c189
Reviewed-on: http://git-master/r/36418
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R777b4195fda082f61678dabef8ccc1211dad9f31
|
|
Remove executable permission from source files.
Original-Change-Id: I174be22b3b753569e33de1dc1fed2e823fda6120
Reviewed-on: http://git-master/r/37956
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Tested-by: Scott Williams <scwilliams@nvidia.com>
Rebase-Id: R904a5f20719575c5921b9bf1e9b54e0db13cefee
|
|
Implementation for dsi panel power management
Bug 833709
Bug 793857
Original-Change-Id: Ia13c9b0a4a8a4ec1d802ad56cdbcdc27e5f183d4
Reviewed-on: http://git-master/r/36139
Reviewed-by: Animesh Kishore <ankishore@nvidia.com>
Tested-by: Animesh Kishore <ankishore@nvidia.com>
Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Rebase-Id: R38c4c8dedf3dde4e1413fe1b105af1827b65d431
|
|
Adds userspace control for 3d barrier on 3d panel found on enterprise.
Provides 2 sysfs files:
/sys/devices/nvhost/tergradc/stereo_mode
/sys/devices/nvhost/tergradc/stereo_orientation
These are used to enable/disable 3d barrier and control it's
orientation, respectively.
Original-Change-Id: I580f0992c19cbee9a695bac9bef503c9888abc83
Reviewed-on: http://git-master/r/32575
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
Rebase-Id: Rf97ba4335f3f79697159c574ef00cbdd8330b1b6
|
|
Change-Id: I6e05d75a0c806fabbfebd78929323b8fa200ee52
Signed-off-by: Scott Williams <scwilliams@nvidia.com>
DW: Split into logical changes
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Rebase-Id: R9d382296e2fa0e4264d4b293b6beb84876f2d724
|
|
Rebase-Id: R345db936d1d5892655ac69ebc2c67e001325f884
|
|
Registering the dc-pwm based backlight control driver.
bug 831073
Change-Id: Ib77c1ee206bb95276b6f28a6d09ce33629f7d9a5
Reviewed-on: http://git-master/r/34735
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
Rebase-Id: Rd6617d0c4646463c1250326ebd969fd9813c3419
|
|
- merged changes from board-cardhu-panel.c to board-enterprise-panel.c
- also changed the 5v string name.
- bug 830124.
Change-Id: I6d0058611062fda5afbceb2e0082906cdb3ad422
Reviewed-on: http://git-master/r/34470
Tested-by: Mohit Singh <mpsingh@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Rebase-Id: R91bb36168f0f29b153b0c02280438d63a72f0d62
|
|
Renamed tegra_enterprise board name to enterprise
Original-Change-Id: If4bfe61ef086f980b81ca4fedd30d760e89befad
Reviewed-on: http://git-master/r/28324
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Change-Id: I27173743eedba2d964b33d17136318f93f1e3afc
Rebase-Id: Rbc65b62d51cb7249bcf2d07291c93c223c231369
|
|
Creating initial board files and config files for tegra_enterprise board.
Original-Change-Id: I77dcd612421167b9c6441d5d6fb779bb51491efa
Reviewed-on: http://git-master/r/20852
Reviewed-by: Niket Sirsi <nsirsi@nvidia.com>
Tested-by: Niket Sirsi <nsirsi@nvidia.com>
Change-Id: I498fe3cde454657c22fb1c1bc2212eb5e2f7fd6e
Rebase-Id: Rcf164609f08780297a383d040e934a1ecd3c86b5
|