Age | Commit message (Collapse) | Author |
|
Generated with the script:
find \( -name "*.c" -or -name "*.h" -or -name "*akefile" -or \
-name "*\.mk" \) -type f -perm /+x | xargs chmod -x
Change-Id: Iabae1aa20fd49a1c8db439fc132182d0f629deab
Reviewed-on: http://git-master/r/26806
Reviewed-by: Robert Morell <rmorell@nvidia.com>
Tested-by: Robert Morell <rmorell@nvidia.com>
Reviewed-by: Janne Hellsten <jhellsten@nvidia.com>
|
|
- the way spi slave driver waits for fifo to be full is fixed.
- rx and tx fifo fill/drain logic fixed.
- added makefile entry and kconfig entry to enable conditional
compiling.
bug 785523
Change-Id: Ib01381704aa2bd519a1146a9cd8efe75646efd6f
Reviewed-on: http://git-master/r/23416
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Whenever the error or timeout happen,
slink controller needs to be reset.
This is applied when tegra spi is
used as slave.
This change will disable rx/tx path, then,
clear BSY bit by slink controller reset
in case time out happens.
Bug 775644
Change-Id: I966ab1979b4934aebf163c59db7839c0d838cfd3
Reviewed-on: http://git-master/r/22928
Reviewed-by: Min-wuk Lee <mlee@nvidia.com>
Tested-by: Min-wuk Lee <mlee@nvidia.com>
Reviewed-by: Amit Kamath <akamath@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
remove executable permission on spi slave driver
Change-Id: I8ea99031821efe532e5956bdd82f178fce4e6726
Reviewed-on: http://git-master/r/14043
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
- no endian conversion is needed, so use memcpy to copy from client
buf to dma buf or vice versa when bits_per_word is 32.
- do spi complete operation in the last dma complete callback
- add spi_tegra_abort_transfer whcih is called by upper s/w stack for
timeout functionality
bug 749431
bug 749983
bug 752531
bug 760790
Change-Id: I5cd14397e1a066fe807d72405b6ced98d62b50da
Reviewed-on: http://git-master/r/13801
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|