summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/tegra11_clocks.c
AgeCommit message (Expand)Author
2013-09-16mmc: tegra: 1.39V Tuning during device enumerationPavan Kunapuli
2013-09-12ARM: tegra11: clock: Add emc and host1x sysfs floorsAlex Frid
2013-09-12ARM: tegra11: clock: Expand host1x shared busAlex Frid
2013-09-12ARM: tegra11: clock: Re-factor host1x busAlex Frid
2013-09-12ARM: tegra11: clock: Add host1x shared busAlex Frid
2013-09-12ARM: tegra11: clock: Add cbus fine granularity regionAlex Frid
2013-09-12ARM: tegra11: dvfs: Update T40T tables and limitsAlex Frid
2013-05-23video: tegra: dsi: Enable MIPI auto calibrationVineel Kumar Reddy Kovvuri
2013-04-27ARM: tegra11: clock: Fix boot over-clocking warningsAlex Frid
2013-02-18ARM: tegra11: dvfs: Update switch between DFLL and PLLAlex Frid
2013-02-13ARM: tegra11: add frequency cap clocksSivaram Nair
2013-02-11ARM: tegra11: clock: Update I2C5 maximum rate limitAlex Frid
2013-02-08ARM: tegra11: clock: Add graphics bus capping interfaceAlex Frid
2013-02-05ARM: tegra: fix balanced throttling behaviourHyungwoo Yang
2013-02-05ARM: tegra11: power: Set safe cold voltage in DFLL modeAlex Frid
2013-02-05ARM: tegra11: power: Keep CPU power On when DFLL mode changingAlex Frid
2013-02-04ARM: tegra11: clock: Add direct access to CPU DFLLAlex Frid
2013-02-01ARM: tegra11: clock: Don't propagate boot clock clean upAlex Frid
2013-01-31ARM: tegra11: clock: Update direct access to CPU backup sourceAlex Frid
2013-01-30ARM: tegra11: clock: add utmip-pad clock entry for xusbAjay Gupta
2013-01-30ARM: tegra: fix XUSB ID name to tegra-xhciAjay Gupta
2013-01-30ARM: tegra11: clock: Force out-of-table shared bus max limitAlex Frid
2013-01-30ARM: tegra11: clock: Add CPU clock set parent abort messageAlex Frid
2013-01-28ARM: tegra11: clock: Set shared ceiling users "always On"Alex Frid
2013-01-28ARM: tegra: clocks: Propagate shared bus update errorAlex Frid
2013-01-28ARM: tegra11: clock: Update dual cbus user migrationAlex Frid
2013-01-28ARM: tegra11: clock: Set xusb pll pad iddq by defaultHunk Lin
2013-01-27ARM: tegra11: clock: Change PLLE input clockAlex Frid
2013-01-27ARM: tegra11: clock: Update XUSB plls configurationAlex Frid
2013-01-23ARM: tegra11: clock: Add direct access to CPU backup sourceAlex Frid
2013-01-22ARM: tegra11: clock: set IDDQOVERIDE for UTMIPLLRakesh Bodla
2013-01-18ARM: tegra11: clock: Update PLLD/D2 594MHz rate tableAlex Frid
2013-01-18ARM: tegra11: clock: Fix SCLK input muxAlex Frid
2013-01-16media: video: tegra: camera: move tegra_cameraJihoon Bang
2013-01-08ARM: tegra11: clock: Fix XUSB clocks sourcesAlex Frid
2013-01-08ARM: tegra11: clock: Update UTIMP PLL configuartionAlex Frid
2013-01-08ARM: tegra11: clock: Add PLLREFE and PLLE resumeAlex Frid
2013-01-08ARM: tegra11: clock: Put PLLE under h/w controlAlex Frid
2013-01-02ARM: tegra11: clock: Update PLLC2/3 filter settingsAlex Frid
2012-12-31ARM: tegra11: clock: Update PLLD/D2 cpcon settingsAlex Frid
2012-12-31ARM: tegra: clock: Reset pll lock detect circuitAlex Frid
2012-12-31ARM: tegra11: clock: Update PLLC2/3 VCO limitsAlex Frid
2012-12-20ARM: tegra11: clock: change emc mode for mpe and msencJihoon Bang
2012-12-19ARM: tegra11: clock: Change SCLK high rate clock sourceAlex Frid
2012-12-19ARM: tegra11: clock: Allow EMC rates above PLLM boot rateAlex Frid
2012-12-19ARM: tegra11: clock: Verify clock parentsAlex Frid
2012-12-19ARM: tegra11: dvfs: Update LP CPU tables and binsAlex Frid
2012-12-19ARM: tegra11: dvfs: Update SCLK, VI, Host1x tables and binsAlex Frid
2012-12-19ARM: tegra11: clock: Fix system bus clock roundingAlex Frid
2012-12-19ARM: tegra11: clock: Fix XUSB HS clock initializationAlex Frid
generated by cgit v1.2.3 (git 2.0.4) at 2024-09-24 12:48:06 +0000