| Age | Commit message (Collapse) | Author |
|---|
|
Make fuse burning take effect by checking SENSE_DONE. Without this
chip options will not be available on fuse registers until
power on reset or LP0 resume.
Bug 1020726
Change-Id: Id547d1ea51b023ba904f5751c2ad65667375777d
Signed-off-by: Roger Hsieh <rhsieh@nvidia.com>
Reviewed-on: http://git-master/r/119271
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Adding extra byte for null character. Without this
string concatenation of fuse read will be erratic.
Bug 1007619
Change-Id: Idbb5f997840f5ed27418d5b0b8dfbc9516354f4c
Signed-off-by: Animesh Kishore <ankishore@nvidia.com>
Reviewed-on: http://git-master/r/112974
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Also, fixup some of the bit offsets that were leading to incorrect
values being returned from get_fuse() on T20/T30.
Bug 912862
Signed-off-by: Chris Johnson <cwj@nvidia.com>
Reviewed-on: http://git-master/r/89283
(cherry picked from commit f6323c7f32017b51202d478671cbf366beb0b0f5)
Change-Id: Ieb9f92e36760cbc470d63257d26c09388cec7e1e
Reviewed-on: http://git-master/r/90762
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Chris Johnson <cwj@nvidia.com>
Tested-by: Chris Johnson <cwj@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Removed multiple #ifdefs to check the chip versions
and moved them into a single #ifdef.
Change-Id: I0fbd20a4dce1fdf813afa8883b473976a89f429e
Signed-off-by: Venu Byravarasu <vbyravarasu@nvidia.com>
Reviewed-on: http://git-master/r/79724
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
Tested-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Fuse registers are made visible during init.
As they need not be masked and unmasked during
every fuse access, removing these functions.
bug 933113
Reviewed-on: http://git-master/r/78355
Change-Id: If95c021b9ec377ba9610eedd481ec3c8ff6bf874
Signed-off-by: Venu Byravarasu <vbyravarasu@nvidia.com>
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/78714
Reviewed-by: Automatic_Commit_Validation_User
|
|
Add wakelocks to the fuse burning process.
fuses can be read/written via sysfs entries.
fuse sysfs entries will be present under /sys/firmware/fuse
Based on work done by Venu Byravarasu <vbyravarasu@nvidia.com>
Original-Change-Id: Iadb0a83671c8823c541f6bcc2f5f5583d750c1ed
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/22763
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: Rd61e3b7aca1d1019f581baedf1ec95772936b779
|
|
some users might enter fuse data starting
with 0x/x. this will mess up the fuse programming.
do not consider 0x/x while programming the fuses.
also fix some compilation warnings
Reviewed-on: http://git-master/r/#change,38933
Original-Change-Id: I36b525c71b6d5c437affbaf0724667f8e5984aa6
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/41016
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: Rb6a134adfa8049865bb4154353763d43f743e052
|
|
- follow the new sequence shared by the hardware team
- merge Tegra2 and Tegra3.0 odm fuse burning into a single file
Bug 796825
Original-Change-Id: Ia06d589eba95254a410016dce244375f27e22be0
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/38404
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R740d7bd47eaa6231954ae98686272a755a4bce14
|
