Age | Commit message (Collapse) | Author |
|
Activate Fusion touchscreen driver. Use GPIO 5/6 as pen down/reset
GPIO and provide a helper function to free the GPIO before the
driver requests them.
|
|
Fusion touchscreen driver now uses platform data to do GPIO
initialization by itself. Make use of this by providing GPIO numbers
instead of doing initialization in the board initialization.
|
|
Allow to change clock polarity for RGB display output using the
keywords outputen/pixclockpol/vsync and hsync. Add them right
after the driver specification, use 0/1 to specifiy high/low
polarity, e.g. video=tegrafb0:pixclockpol:1,800x480
|
|
Remove special clocks for Tegra 2, but use backup clock source
instead. This allows to run all common used resolution within
the drivers -1/+9% allowed band for pixelclock exactness.
|
|
Remove TEGRA_FB_VGA defines and use VGA as default. Since initial
mode is now configureable through kernel cmd line parameter, we
don't need those compile time helpers.
|
|
Use modedb to set mode on framebuffer/display controller for
Tegra 20 based module Colibri T20 too.
|
|
In order to find a viable resolution we not only parse VESA mode,
we also parse CEA (multimedia) modes and our own small modedb (for
specific touch screens).
|
|
|
|
Use new modedb based framebuffer settings by defining default_mode
in the display controllers platform data. Also impelmented the
fallback logic to this default_mode in case no kernel cmd line
parameter was set.
|
|
Allow to specify framebufffer videomode using kernel command line
parameters. NVIDIAs binary X driver later on picks up those settings
and start X with current mode settings, if no EDID data are available.
|
|
Make use of the new STMPE ADC driver to expose the four free ADC
channels on the STMPE811 to userspace.
|
|
The drivers internal root_bus_nr used to be u8 which lead to a wrong
error detection in bus_to_port. Bus number can be -1 in case bus is
not scanned yet. Thanks to James pointing that out.
|
|
The port used for KEY_BACK does not support wakeup (no wake PIN). Remove
the wake flag, this prevents unbalanced irq warning messages.
|
|
Add GPIO keyboard platform device configuration. Currently only the power key
is defined which is registred as wake key as well in order to wake the SoC when
in sleep mode (MXM3 37/WAKE1_MICO).
|
|
Remove vdd_hdmi_con regulator from dc1 since we don't have a dedicated
regulator for this connector on our baseboards.
|
|
Use TPS6591X IRQ base define to calculate correct IRQ number.
|
|
Use TPS6591X base defines to make sure the chip gets its own irq range rather
than interfer with the STMPE chip.
|
|
Clean-up GPIO definitions and names (e.g. use LVDS_ defines, BKL1_ON
rather than BL_ON and HDMI1_HPD rather than hdmi_hpd).
|
|
This gives the DDR3L memory settings for 400MHz/800MHz.
The boot memory speed must be 400MHz for this to work, i.e.
the 400MHz BCT must be used.
|
|
Up to now only the LVDS transceiver controlling GPIOs were exported.
This patch adds the generic Apalis GPIOs to the list of via sysfs to
userspace exported ones as well.
|
|
Initialisation of the framebuffer console on DVI-D aka HDMI sometimes
failed. This was particularly bad on Apalis T30 where this is activated
by default. On Colibri T30 this was observed when enabling it using the
fbcon=map:1 boot argument.
This fix curtsey of Bibek Basu from NVIDIA explicitly enables PLLA
during early clock initialisation which avoids a later race with the
display driver on DC1.
|
|
In preparation for the new Apalis resp. Colibri T30 production lots
with either T30IQS-P-A3 or T30MQS-P-A3 chips that due to some bug were
locked at 312 MHz force a speedo ID of 2 for now which allows regular
operation of up to 1.4 GHz (single core only).
|
|
Allow for jumper-less ACM operation by defaulting to 0x20 I2C address.
|
|
|
|
|
|
This patch fixes building without CONFIG_SATA_AHCI_TEGRA aka SATA
support which previously failed as follows:
...
CC arch/arm/mach-tegra/board-apalis_t30.o
~/linux-toradex/arch/arm/mach-tegra/board-apalis_t30.c:571:31: error:
'apalis_led_gpio_device' defined but not used [-Werror=unused-variable]
cc1: all warnings being treated as errors
make[2]: *** [arch/arm/mach-tegra/board-apalis_t30.o] Error 1
make[1]: *** [arch/arm/mach-tegra] Error 2
make[1]: *** Waiting for unfinished jobs....
make: *** [sub-make] Error 2
|
|
If the local critical temperature is reached the power is
unconditionally switched off. At 70°C ambient the default of 85°C
can be reached. So increase the limit in the hwmon chip to 95°C.
|
|
If the local critical temperature is reached the power is
unconditionally switched off. At 70°C ambient the default of 85°C
can be reached. So increase the limit in the hwmon chip to 95°C.
|
|
Enable PCI quirk support resp. don't explicitly disable it in order for
the following fix to take effect.
The Apalis evaluation board needs to set the link speed to 2.5 GT/s
(GEN1). The default link speed setting is 5 GT/s (GEN2). 0x98 is the
Link Control 2 PCIe Capability Register of the PEX8605 PCIe switch. The
switch supports link speed auto negotiation, but falsely sets the link
speed to 5 GT/s.
|
|
Integrate ADV7180 and MAX9526 video decoder support and prepare for
drivers as modules.
The following gstreamer pipeline shows a preview window:
gst-launch v4l2src ! deinterlace tff=1 method=4 ! nv_omx_videomixer !
nv_gl_eglimagesink
|
|
Integrate ADV7180 and MAX9526 video decoder support and prepare for
drivers as modules.
|
|
Remove tegra_aes_device from the platform device list as it was listed
twice.
|
|
Integrate ADV7180 video decoder support.
While at it prepare for ADV7180 as well as MAX9526 drivers as module.
|
|
|
|
Avoid AXI response decoding errors of the following form by properly
setting the root bus number:
[ 3.377991] PCIE: AXI response decoding error, signature: ff01003d
[ 3.384174] PCIE: AXI response decoding error, signature: ff01003c
|
|
Implement workaround for PLX PEX 8605 errata 5 (PEX_REFCLK_OUTpx/nx
Clock Outputs is not Guaranteed Until 900 us After PEX_PERST#
De-assertion) by releasing RESET_MOCI_N 1 ms after releasing
PEX_PERST_N.
|
|
Add a comment about conflicting use of SODIMM pin 150 as GPIO K0 resp.
GMI_ADV_N used for multiplexed address/data bus courtesy of Stéphane
Gonnella from Multitel ASBL.
|
|
Revert the following commit:
4bb48c289cdfddf02673b5b3dd1a735dfd5d972e
|
|
Added skeleton code to define userspace accessable gpio.
Export gpios which are unlikely to be used for other functions.
|
|
Enable the back key as a wake-up source as well.
|
|
Use 32 rather than 16 bits per pixel as otherwise it looks so ugly.
|
|
Due to 720p not working well with most regular analogue screens and as
customers rather might want to evaluate using our 7 inch EDT
ET070080DH6 panel revert to 800x480 if not default VGA TFTLCD
resolution is chosen.
This reverts commit 0fc41ea361c79175f2076a349a0ba0dcc7e71131.
|
|
As customers might want to evaluate using a regular VGA screen or our
5.7 inch EDT ET057090DHU panel revert to default VGA TFTLCD resolution.
This is a partial revert of the following commit:
106ac0436290a98ecc5e3dfc75d0d7f104ef0ff4
|
|
Due to a strong pull-down on the menu-key multiplexed ACC1_DETECT pin
Android unintentionally entered safe-mode. Fix this by making the
menu-key active-high as well.
|
|
By default configure for LG LP156WF1 15.6 inch full HD dual channel
LVDS panel.
|
|
Integrate support for the Realtek ALC898 as found on the Apalis
Evaluation Board V1.0a.
Please note that the following HDA rewiring needs to be done:
remove jumpers X6-5 and 7 to 9
rewire as follows:
X5 X7
5 9
7 8
8 5
9 7
Please further note that currently only noise is heard during playback.
|
|
SODIMM-59, SODIMM-67 is no longer a GPIO and thus the PWM are usable again.
PWM<D>
|
|
Fix null pointer during USB OTG host to peripheral transition caused by
freeing the platform data twice. See the following Tegra OTG driver
commit for reference:
8acf989d5896b152cc88f8b29afd11d522f903e3
|
|
Integrate CAN support for the Colibri Evaluation Board V3.1a with built-in
MCP2515 SPI CAN controller resp. the Colibri Evaluation Board V2.1c with its
built-in SJA1000 CAN controller connected to the GMI bus.
The following kernel configuration needs to be enabled as well:
CONFIG_CAN
CONFIG_CAN_RAW
CONFIG_CAN_BCM
CONFIG_CAN_DEV
Plus depending on the Evaluation Board revision:
CONFIG_CAN_MCP251X
or
CONFIG_CAN_SJA1000
CONFIG_CAN_SJA1000_PLATFORM
Optional support for 32-bit GMI as well as xPOD CAN on MECS Tellurium for
Colibri T20 is provided via commented defines in
arch/arm/mach-tegra/board-colibri_t20.h.
|
|
Unless HDA driver is enabled device enters safe mode upon start-up.
|