Age | Commit message (Collapse) | Author |
|
Fix undefined reference to debug_dma_platformdata
Bug 1373902
Change-Id: I77544b64f84e8e43a9bfb873f6b2af375d341f0d
Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>
Reviewed-on: http://git-master/r/278134
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
GVS: Gerrit_Virtual_Submit
|
|
We need to have reference count for VE partition as it
has multiple clients in T124.
Bug 1310335
Change-Id: Iea326b8494bec17c7a1e7c2c22d7d112a0121f91
Signed-off-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Reviewed-on: http://git-master/r/276962
GVS: Gerrit_Virtual_Submit
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Specified PMU undershoot gaurd-band 100mV for tegratab, macallan, and
pluto boards.
Bug 1285525
Change-Id: I950630c1d3208657fde0a8dda7a538c60cfc706d
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/227756
(cherry picked from commit 31a740326f55b922edc0b3c89839dc2332b4ed35)
Reviewed-on: http://git-master/r/275555
(cherry picked from commit 5b96474ba092c4e32ddece3574d4c63b0ae5400a)
Reviewed-on: http://git-master/r/277520
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Change-Id: Id1e719cf7b2c49d4285bdfbfacaa3659f11b875e
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/277598
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Increased DFLL Vmin for AP40/AP40X to 1.0V (from 0.9V).
Bug 1355044
Change-Id: Ifd95d34f21cc81877e350e287a5481ee28ea9d60
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/264513
(cherry picked from commit 14eb0ca9cce022f08e682728de138ec0036df10e)
Reviewed-on: http://git-master/r/275556
(cherry picked from commit 6216aa0f104fd59cf79e50ae664d9756be69fa0b)
Reviewed-on: http://git-master/r/277518
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Bug 1307369
Change-Id: I622ce0e85e6eb100a834241be5e03565a223b3f3
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/251663
(cherry picked from commit 1f32bf1bcc74b536142e985848ce148358d54b70)
Reviewed-on: http://git-master/r/275550
(cherry picked from commit b6769b239488f87b7c258f413aa00935d6ed974b)
Reviewed-on: http://git-master/r/277517
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Splitted sdmmc dvfs tables between different Tegra11 skus/bins. Allowed
sdmmc maximum rates at the appropriate nominal voltage for each bin.
Bug 1161126
Bug 1307369
Change-Id: Ida3145ab10feb3ef0e2a170e69c4ef5f4c5a84ed
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/244014
(cherry picked from commit 754354fa55953ade5ac02d9bb79b468a49a4d033)
Reviewed-on: http://git-master/r/275549
(cherry picked from commit ae59844c708de8e2ef7758218f2e69208719a93e)
Reviewed-on: http://git-master/r/277516
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Restricted vdd core override to clocks with dvfs override property.
Bug 1307369
Change-Id: Idaf20ac8ab6016b0ca306190ac7e1327354f99b3
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/251664
(cherry picked from commit dbce70c975587128c7c420b62e3ad0dc5737fbae)
Reviewed-on: http://git-master/r/277515
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Change-Id: I1dd2d57c0b9c948f28105f103d9e40d674b44615
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/251658
(cherry picked from commit fde04c094f9365542fa434a27806cb2430ad227e)
Reviewed-on: http://git-master/r/277514
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
- Set nominal core voltage 1.23V for all parts with soc_speedo_id 0
regardless of bin.
- Increased top dvfs table rated for sdmmc1/3 to 204MHz, sdmmc4
to 192MHz, and decreased low voltage sdmmc4 rates to 51MHz.
- Minor change in dvfs table layout for readability.
Bug 1246952
Change-Id: Ibe647f84766a8c0f795b84054ba0a99a440b8f49
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/251657
(cherry picked from commit aba3bd957d9079bb142fc800eb3d1f36fd943188)
Reviewed-on: http://git-master/r/277513
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Added "can override" property to dvfs structure. Skipped dvfs tables
with this property when evaluating available rail override range.
Change-Id: Iced4b7917c3d3edc1f7a5ce77009a854bc50a335
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/251656
(cherry picked from commit 8dab888fa3e0f136a69faf31494820e783d70274)
Reviewed-on: http://git-master/r/277512
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Update the ardbeg board for TN8 cl-dvfs settings needed
for TI(I2C) PMIC (E1736)
Change-Id: Ie565f0d3dc92ed144c866f15fe45f830da824403
Signed-off-by: Seema Khowala <seemaj@nvidia.com>
Reviewed-on: http://git-master/r/275918
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Chao Xu <cxu@nvidia.com>
|
|
Update the max frequency limit for soc clock to allow the highest
frequency in the dvfs table.
Bug 1342499
Change-Id: Iad95373bbff10bc60bf6d5d6b92d038476be0071
Signed-off-by: Krishna Sitaraman <ksitaraman@nvidia.com>
Reviewed-on: http://git-master/r/277403
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Chao Xu <cxu@nvidia.com>
|
|
Update loki_host1x_init to support TEGRA_GRHOST=n
Bug 1357903
Change-Id: Ia0f0eec46fe0c6c3fd0e8c10059bf473619642bf
Signed-off-by: siddardha naraharisetti <siddardhan@nvidia.com>
Reviewed-on: http://git-master/r/276416
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Raymond Poudrier <rapoudrier@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Thomas Cherry <tcherry@nvidia.com>
|
|
So we can evaluate the delay between BBC request and frequency boost,
which seems higher than it should be...
Bug 1309858
Change-Id: Ic0c36318b86b1c8baa5329f28cfc3a0430302237
Signed-off-by: Hervé Fache <hfache@nvidia.com>
Reviewed-on: http://git-master/r/269415
(cherry picked from commit 26863dbc1a837951e8a949741d816147db301288)
Reviewed-on: http://git-master/r/276292
GVS: Gerrit_Virtual_Submit
Reviewed-by: Steve Lin <stlin@nvidia.com>
|
|
Bug 1363280
Signed-off-by: David Dastous-St-Hilaire <ddastoussthi@nvidia.com>
Change-Id: I7008f1a3327fb46ca905c84c70f0e7610863e7c8
Reviewed-on: http://git-master/r/277286
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Aly Hirani <ahirani@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Raymond Poudrier <rapoudrier@nvidia.com>
Reviewed-by: Mitch Luban <mluban@nvidia.com>
|
|
Bug 1350300
Change-Id: I0c5246015a70970c5fe8ef4c5de6d92b410b31d2
Signed-off-by: Mallikarjun Kasoju <mkasoju@nvidia.com>
Reviewed-on: http://git-master/r/275075
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Bug 1350300
Change-Id: Ie0808ee9b0caac34434d7dd7b4d07c1b41de8565
Signed-off-by: Mallikarjun Kasoju <mkasoju@nvidia.com>
Reviewed-on: http://git-master/r/275074
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
1. Added code to scale voltage dynamically
based on speed
2. Re-organized change link speed code
Bug 1317473
Change-Id: I0a86db38159539ce0b1dec75c2dcfc2d9e18346a
Signed-off-by: Jay Agarwal <jagarwal@nvidia.com>
Reviewed-on: http://git-master/r/269378
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Bug 1361476
Change-Id: I90f2de3efe5b1c52001a0fd5fad998387e522052
Signed-off-by: Chun Xu <chunx@nvidia.com>
Reviewed-on: http://git-master/r/277606
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
bug 1341658
Change-Id: Idf87805a8620a0b7e60beba5c63e92e91d9081dd
Signed-off-by: Xue Dong <xdong@nvidia.com>
Reviewed-on: http://git-master/r/276790
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Chao Xu <cxu@nvidia.com>
|
|
Temporarily disable BCMDHD & BCM4335 wifi modules.
Enable SD8897 for t124 boards
bug 1357826
Change-Id: Ie330f328c430e0534549ec2ed9004bd4f5afe95d
Signed-off-by: Arun Mohare <arg@nvidia.com>
Reviewed-on: http://git-master/r/270345
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Allen Martin <amartin@nvidia.com>
|
|
- Change the PROD setting for all I2S/DAPs :-
eg for DAP1/i2s0 :-
APB_MISC_GP_DAP1CFGPADCTRL_0 regs to
CFG2TMC_DAP1CFG_CAL_DRVUP 0x06
CFG2TMC_DAP1CFG_CAL_DRVDN 0x05
- Remove the incorrect value setting
for DAP2 in t124 boards.
Bug 1333599
Change-Id: I70b36e87dbd148ba1e3d4271990f3cf0d23dca26
Signed-off-by: Manoj Gangwal <mgangwal@nvidia.com>
Reviewed-on: http://git-master/r/276294
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Implement the archtecture backend of ARCH_SUPPORTS_DEBUG_PAGEALLOC for
ARM.
Bug 1365298
Change-Id: I4375debadd45bb458186bae6aeae551ff1de3a08
Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>
Reviewed-on: http://git-master/r/276263
|
|
LG old thor panel for loki requires 2.8V, JDI panel for loki requires
3.0V
Change-Id: Ie94c53e087c5bebda521685ae522f2dc3b18ab1a
Signed-off-by: Spencer Sutterlin <ssutterlin@nvidia.com>
Reviewed-on: http://git-master/r/276029
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
BQ24773 is default battery charger for ardbeg. Probing to enable the
charger by default.
Bug 1344257
Change-Id: I774edf8fb88fa5f44352f3cf13261a824f45a3a3
Signed-off-by: Andy Park <andyp@nvidia.com>
Reviewed-on: http://git-master/r/273409
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
support more camera devices for auto-detection.
device list: imx091, imx135, imx132, ar0833, ov5693, ov5640, ad5816,
ad5823, dw9718, max77387, lm3565, as3648)
updated both ceres/pluto board power files for the power rail names
used by the above devices.
bug 1339839
Change-Id: I21ccabef46217554f19c8e183709d79832382757
Signed-off-by: Charlie Huang <chahuang@nvidia.com>
Reviewed-on: http://git-master/r/259809
(cherry picked from commit 773fe6844459f07f989a368bc96d7feaeaa5d91c)
Reviewed-on: http://git-master/r/272743
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
With DEBUG_RODATA, .text section is set as read-only. This prevents
SMC call from using stack with CONFIG_TEGRA_USE_SECURE_KERNEL. This
patch set SMC stack {read,write}'able exceptionaly for DEBUG_RODATA.
Bug 1365298
Change-Id: I4a18886e5eb0c4f1ca3696d4621bd882dc528e48
Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>
Reviewed-on: http://git-master/r/276539
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
|
|
Log the map/unmap/alloc/free calls. This ftrace is enabled by default.
Bug 1173494
Change-Id: I01fe24e570346413644368a6bff1578814f05f5a
Signed-off-by: Konsta Holtta <kholtta@nvidia.com>
Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>
Reviewed-on: http://git-master/r/268383
GVS: Gerrit_Virtual_Submit
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
|
|
Export via debugfs the debug-dma infrastructure's data about allocated
mappings, and architecture specific information about possible mappings.
Bug 1173494
Change-Id: I6c64364dad69f83fd301a89938fe184dde33806a
Signed-off-by: Konsta Holtta <kholtta@nvidia.com>
Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>
Reviewed-on: http://git-master/r/268384
GVS: Gerrit_Virtual_Submit
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
|
|
Added state/rate control operations for pciex (pcie link). Clock
module controls only link reset (which was implemented already).
Added operations do not update any clock control h/w but provide
standard interface for the driver to match link state with core
voltage dvfs.
Bug 1317473
Change-Id: Ie8975419708691ebdde5e7e4f25ce230bc74cb20
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/276425
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Bug 1364398
Change-Id: Ic78dc2be089675a642cb129a0dccb2b7e5b517c2
Signed-off-by: Mitch Luban <mluban@nvidia.com>
Reviewed-on: http://git-master/r/276791
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Seema Khowala <seemaj@nvidia.com>
|
|
Disable always_on flag and remove extern control so the gpu could be
turned off when LP0 and idle gk20a rail gating.
Change min voltage to 700mW for GPU dvfs.
Bug 1318046
Change-Id: I26e91244b3f6e1077c9394ac3c24a08c647b0918
Signed-off-by: Hunk Lin <hulin@nvidia.com>
Reviewed-on: http://git-master/r/274767
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Mitch Luban <mluban@nvidia.com>
|
|
Modified emc shared users requests aggregation algorithm to exempt iso
bw allocation from caps set by users in SHARED_CEILING_BUT_ISO mode.
Assigned SHARED_CEILING_BUT_ISO mode to thermal throttling emc shared
user.
Bug 1001227
Ported from Tegra14 Change-Id: I225a67a96955e54148da65e115b777b340b8ade0
Change-Id: Ic28027a9a40f2258b4e2ac2de6b979a9c4184281
Signed-off-by: Kaz Fukuoka <kfukuoka@nvidia.com>
Reviewed-on: http://git-master/r/276060
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Added to enumeration of shared user modes SHARED_CEILING_BUT_ISO mode
to distinguish shared ceiling users that can not throttle iso bw users
(current SHARED_CEILING mode users caps all users including iso).
For now, SHARED_CEILING_BUT_ISO mode is not applied to any user, and
no iso exemption mechanism is implemented.
Bug 1001227
Ported from Tegra14 Change-Id: I558d965ecaa81b82ef94a3b6b2fbaec40b36b59b
Change-Id: I6bb41a8add4a0438bd8ddfa23618f7244bf63fb6
Signed-off-by: Kaz Fukuoka <kfukuoka@nvidia.com>
Reviewed-on: http://git-master/r/276059
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Place carveouts below the 4 GB physical address limit because IOVAs are
only 32 bit wide.
Place the AVP kernel below the 4 GB physical address limit because AVP
is a 32 bit processor.
Bug 1341658
Change-Id: I22f7c460cbf5baf6942edcc2629242c1c61b93e4
Signed-off-by: Adeel Raza <araza@nvidia.com>
Reviewed-on: http://git-master/r/274686
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Chao Xu <cxu@nvidia.com>
Reviewed-by: Alexander Van Brunt <avanbrunt@nvidia.com>
|
|
Remove unused tctrl/rctrl from struct tegra_usb_pmc_data
Change-Id: I80fe99a4ed0cccc5c9440067992e4b1793eaefcd
Signed-off-by: Krishna Yarlagadda <kyarlagadda@nvidia.com>
Reviewed-on: http://git-master/r/274382
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Enable palmas pmic vbus detection.
Bug 1355688
Change-Id: I10acd45a9c5c7b83a13fa1fde915f03fc0ed5f6c
Signed-off-by: Pradeep Goudagunta <pgoudagunta@nvidia.com>
Reviewed-on: http://git-master/r/275155
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Automatic_Commit_Validation_User
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
-Enable VBUS detection through PMIC.
-Remove stale init of ID for E1733/E1735 module inits.
Bug 1355688
Change-Id: Ia35401bdc832babea75e80af061d7778d8ba631b
Signed-off-by: Pradeep Goudagunta <pgoudagunta@nvidia.com>
Reviewed-on: http://git-master/r/275053
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Fix following build error:
****
board-loki-sensors.c: In function 'loki_mt9m114_power_on':
board-loki-sensors.c:118:2: error: implicit declaration of function 'regulator_enable' [-Werror=implicit-function-declaration]
board-loki-sensors.c:135:2: error: implicit declaration of function 'regulator_disable' [-Werror=implicit-function-declaration]
cc1: some warnings being treated as errors
****
Change-Id: I4a624522031d1f9a6af2f1421320cda6789544c1
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/276580
|
|
Since, usb-ethernet network issue is resolved by another patch,
So, no need to boost cpu frequency unncessary, therefore
CONFIG_TEGRA_EHCI_BOOST_FREQ from l4t defconfig is removed.
Bug 1249335
Bug 1356721
Bug 1362455
Change-Id: I50e6d916758c7fc1cc24c04c566cc1d3b5e3d159
Signed-off-by: Jeetesh Burman <jburman@nvidia.com>
Reviewed-on: http://git-master/r/274316
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
Reviewed-by: Kiran Adduri <kadduri@nvidia.com>
Reviewed-by: Preetham Chandru <pchandru@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Add SOC1040 (mt9m114) YUV sensor board file
support.
Bug 1327952
Change-Id: I66cacf3e2177b035e89cecee7bd3126a159fbf27
Signed-off-by: Frank Chen <frankc@nvidia.com>
Reviewed-on: http://git-master/r/274671
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Disable the always_on for the gpu rail. This is needed for the LP0 GPU
rail gating.
Bug 1370527
Change-Id: I0694df0303622873acf13ea2697bbb19af5537df
Signed-off-by: Aly Hirani <ahirani@nvidia.com>
Reviewed-on: http://git-master/r/276081
Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com>
Tested-by: Diwakar Tundlam <dtundlam@nvidia.com>
|
|
Fix compilation error on board-loki-sensor.c:
/**
/board-loki-sensors.c:655:15: error: variable 'loki_fan_therm_est_device_p2548' has initializer but incomplete type
/board-loki-sensors.c:656:2: error: unknown field 'name' specified in initializer
/board-loki-sensors.c:656:2: warning: excess elements in struct initializer [enabled by default]
/board-loki-sensors.c:656:2: warning: (near initialization for 'loki_fan_therm_est_device_p2548') [enabled by default]
/board-loki-sensors.c:657:2: error: unknown field 'id' specified in initializer
/board-loki-sensors.c:657:2: warning: excess elements in struct initializer [enabled by default]
/board-loki-sensors.c:657:2: warning: (near initialization for 'loki_fan_therm_est_device_p2548') [enabled by default]
/board-loki-sensors.c:658:2: error: unknown field 'num_resources' specified in initializer
/board-loki-sensors.c:658:2: warning: excess elements in struct initializer [enabled by default]
/board-loki-sensors.c:658:2: warning: (near initialization for 'loki_fan_therm_est_device_p2548') [enabled by default]
/board-loki-sensors.c:659:2: error: unknown field 'dev' specified in initializer
/board-loki-sensors.c:659:2: error: extra brace group at end of initializer
/board-loki-sensors.c:659:2: error: (near initialization for 'loki_fan_therm_est_device_p2548')
/board-loki-sensors.c:661:2: warning: excess elements in struct initializer [enabled by default]
/board-loki-sensors.c:661:2: warning: (near initialization for 'loki_fan_therm_est_device_p2548') [enabled by default]
/board-loki-sensors.c: In function 'loki_fan_est_init':
/board-loki-sensors.c:669:2: error: implicit declaration of function 'platform_device_register' [-Werror=implicit-function-declaration]
/board-loki-sensors.c: At top level:
/board-loki-sensors.c:405:30: warning: 'loki_i2c_board_info_e1823' defined but not used [-Wunused-variable]
cc1: some warnings being treated as errors
**/
Change-Id: I0dd383be1b365f953b4040e0a037f32f2b4223f4
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/276307
|
|
pointers are not U32
use correct casting
min requires types match to return correct value
Change-Id: I0db0903b845bc9a5c310e657c8c60ebb5ece78ba
Signed-off-by: Philip Rakity <prakity@nvidia.com>
Reviewed-on: http://git-master/r/269684
Reviewed-by: Adeel Raza <araza@nvidia.com>
Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Enable config for SOC1040 (mt9m114) YUV
sensor.
Bug 1327952
Change-Id: I7b4c3fe2818cf1506b15bfef54a51b20821a082c
Signed-off-by: Frank Chen <frankc@nvidia.com>
Reviewed-on: http://git-master/r/274662
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
PMC_WAKE2_STATUS wake status register values 0x160 was incorrect,
Which is PMC_WAKE2_MASK values. Due to which system is getting
power key values for all wakes. So correcting the value to 0x168.
Bug 1347873
Change-Id: I7e3d5e830fd1f1d8393d4ac0ff9fde0a0538fdbf
Signed-off-by: Mohan T <mohant@nvidia.com>
Reviewed-on: http://git-master/r/276151
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Add support for max17048 FG chip and adc.
Bug 1339831
Change-Id: Ib45017d4259c0cc065831467280128a099ff4e56
Signed-off-by: Venkat Reddy Talla <vreddytalla@nvidia.com>
Reviewed-on: http://git-master/r/275739
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Lowered palmas smps45 minimum voltage to 0.7V (from 0.9V) to provide
necessary range for VDD_CORE rail scaling.
Change-Id: I110baea1be1399a6aa8e88860b63ce5e1a77d723
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/275601
Reviewed-by: Krishna Sitaraman <ksitaraman@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Change-Id: Iac23106ca07514b571932e41495e34a762df8175
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/275600
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|