summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)Author
2019-12-19Merge branch 'github.com/Freescale/linux-fslc/4.14-2.0.x-imx' into toradex_4....Marcel Ziswiler
2019-12-18Merge tag 'v4.14.159' into 4.14-2.0.x-imxMarcel Ziswiler
2019-12-17clk: renesas: r8a77995: Correct parent clock of DUGeert Uytterhoeven
2019-12-17clk: sunxi-ng: h3/h5: Fix CSI_MCLK parentChen-Yu Tsai
2019-12-17clk: rockchip: fix I2S1 clock gate register for rk3328Katsuhiro Suzuki
2019-12-17clk: rockchip: fix rk3188 sclk_mac_lbtest parameter orderingHeiko Stuebner
2019-12-17clk: rockchip: fix rk3188 sclk_smc gate dataFinley Xiao
2019-12-17clk: sunxi-ng: a64: Fix gate bit of DSI DPHYJagan Teki
2019-12-05clk: at91: generated: set audio_pll_allowed in at91_clk_register_generated()Alexandre Belloni
2019-12-05clk: at91: fix update bit maps on CFG_MOR writeEugen Hristev
2019-12-05clk: ti: dra7-atl-clock: Remove ti_clk_add_alias callPeter Ujfalusi
2019-12-05clk: sunxi-ng: a80: fix the zero'ing of bits 16 and 18Colin Ian King
2019-12-05clk: at91: avoid sleeping earlyAlexandre Belloni
2019-12-05clk: samsung: exynos5420: Preserve PLL configuration during suspend/resumeMarek Szyprowski
2019-12-05clk: meson: gxbb: let sar_adc_clk_div set the parent clock rateMartin Blumenstingl
2019-12-01clk: sunxi-ng: enable so-said LDOs for A64 SoC's pll-mipi clockIcenowy Zheng
2019-12-01clk: at91: audio-pll: fix audio pmc typeAlexandre Belloni
2019-12-01clk: mmp2: fix the clock id for sdh2_clk and sdh3_clkLubomir Rintel
2019-11-24clk: samsung: Use clk_hw API for calling clk framework from clk notifiersMarek Szyprowski
2019-11-24clk: samsung: exynos5420: Define CLK_SECKEY gate clock only or Exynos5420Joonyoung Shim
2019-11-24clk: keystone: Enable TISCI clocks if K3_ARCHNishanth Menon
2019-11-06clk: boston: unregister clks on failure in clk_boston_setup()Yi Wang
2019-10-07clk: at91: select parent if main oscillator or bypass is enabledEugen Hristev
2019-10-07clk: zx296718: Don't reference clk_init_data after registrationStephen Boyd
2019-10-07clk: sirf: Don't reference clk_init_data after registrationStephen Boyd
2019-10-07clk: sunxi-ng: v3s: add missing clock slices for MMC2 module clocksIcenowy Zheng
2019-10-07clk: qoriq: Fix -Wunused-const-variableNathan Huckleberry
2019-09-19clk: rockchip: Don't yell about bad mmc phases when gettingDouglas Anderson
2019-09-17Merge remote-tracking branch 'fslc/4.14-2.0.x-imx' into toradex_4.14-2.0.x-im...Max Krummenacher
2019-09-16clk: s2mps11: Add used attribute to s2mps11_dt_matchNathan Chancellor
2019-08-25clk: renesas: cpg-mssr: Fix reset control race conditionGeert Uytterhoeven
2019-08-25clk: at91: generated: Truncate divisor to GENERATED_MAX_DIV + 1Codrin Ciubotariu
2019-08-06clk: tegra210: fix PLLU and PLLU_OUT1JC Kuo
2019-07-21clk: ti: clkctrl: Fix returning uninitialized dataTony Lindgren
2019-07-12Merge tag 'v4.14.126' into 4.14-2.0.x-imxMax Krummenacher
2019-06-22clk: ti: clkctrl: Fix clkdm_clk handlingTony Lindgren
2019-06-15clk: rockchip: Turn on "aclk_dmac1" for suspend on rk3288Douglas Anderson
2019-06-14ARM: imx7d: clk: add root clock for keypad portStefan Agner
2019-05-31clk: rockchip: Make rkpwm a critical clock on rk3288Douglas Anderson
2019-05-31clk: rockchip: Fix video codec clocks on rk3288Douglas Anderson
2019-05-31clk: rockchip: undo several noc and special clocks as critical on rk3288Douglas Anderson
2019-05-25clk: rockchip: fix wrong clock definitions for rk3328Jonas Karlman
2019-05-25clk: tegra: Fix PLLM programming on Tegra124+ when PMC overrides dividerDmitry Osipenko
2019-05-25clk: hi3660: Mark clk_gate_ufs_subsys as criticalLeo Yan
2019-05-24Revert "MLK-18724-3 clk: imx7d: remove IMX7D_NAND_USDHC_BUS_ROOT_CLK out from...Marcel Ziswiler
2019-05-24Revert "MLK-14498-2 ARM: imx7d: clk: select uart clock parent and rate"Stefan Agner
2019-05-24Revert "MLK-15120 ARM: imx7d: clk: select uart3 clock parent and set rate"Stefan Agner
2019-05-24ARM: imx7d: clk: make sure OCOTP clock is always onStefan Agner
2019-05-24ARM: imx: clk: enable OCOTP clock by defaultStefan Agner
2019-05-24ARM: imx: clk: do not force clock frequency of M4Stefan Agner