summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_display.c
AgeCommit message (Expand)Author
2010-03-30include cleanup: Update gfp.h and slab.h includes to prepare for breaking imp...Tejun Heo
2010-03-18drm/i915: Set up the documented clock gating on Sandybridge and Ironlake.Eric Anholt
2010-03-17drm/i915: Rename FBC_C3_IDLE to FBC_CTL_C3_IDLE to match other registersPriit Laes
2010-02-26drm/i915: More s/IS_IRONLAKE/HAS_PCH_SPLIT for Sandybridge.Eric Anholt
2010-02-26drm/i915: Disable the surface tile swizzling on Sandybridge.Eric Anholt
2010-02-26drm/i915: Add initial bits for VGA modesetting bringup on Sandybridge.Eric Anholt
2010-02-25Merge remote branch 'anholt/drm-intel-next' into drm-next-stageDave Airlie
2010-02-25Merge remote branch 'korg/drm-core-next' into drm-next-stageDave Airlie
2010-02-22drm/i915: provide FBC status in debugfsJesse Barnes
2010-02-22drm/i915: fix drps disable so unload & re-load worksJesse Barnes
2010-02-22drm/i915: Fix OGLC performance regression on 945Li Peng
2010-02-22drm/i915: Deobfuscate the render p-state obfuscationMatthew Garrett
2010-02-22drm/i915: add dynamic performance control support for IronlakeJesse Barnes
2010-02-22drm/i915: enable memory self refresh on 9xxLi Peng
2010-02-11Use drm_gem_object_[handle_]unreference_unlocked where possibleLuca Barbieri
2010-02-10drm/i915: hold ref on flip object until it completesJesse Barnes
2010-02-10drm/i915: fix pipe source image setting in flip commandZhenyu Wang
2010-02-10drm/i915: untangle page flip completionJesse Barnes
2010-02-10drm/i915: handle FBC and self-refresh betterJesse Barnes
2010-02-10drm/i915: Rework DPLL calculation parameters for IronlakeZhenyu Wang
2010-02-04drm/i915: Disable SR when more than one pipe is enabledDavid John
2010-01-25drm/i915: handle non-flip pending case when unpinning the scanout bufferJesse Barnes
2010-01-25drm/i915: enable vblank interrupt on ironlakeLi Peng
2010-01-15drm/i915: fix pixel color depth setting on eDPZhenyu Wang
2010-01-12drm/i915: Don't wait interruptible for possible plane buffer flushZhenyu Wang
2010-01-07drm/i915: Fix Ironlake M/N/P ranges to match the specZhao Yakui
2010-01-07drm/i915: Use find_pll function to calculate DPLL setting for LVDS downclockZhao Yakui
2010-01-06drm/i915: Add DP dpll limit on ironlake and use existing DPLL search functionZhao Yakui
2010-01-06drm/i915: Select the correct BPC for LVDS on IronlakeZhao Yakui
2010-01-06drm/i915: Make the BPC in FDI rx/transcoder be consistent with that in pipeco...Zhao Yakui
2010-01-06drm/i915: Enable/disable the dithering for LVDS based on VBT settingZhao Yakui
2010-01-06drm/i915: Hold struct mutex whilst pinning power context bo.Chris Wilson
2010-01-06drm/i915: Storage class should be before const qualifierTobias Klauser
2010-01-06drm/i915: remove render reclock supportJesse Barnes
2010-01-06drm/i915: Fix RC6 suspend/resumeAndrew Lutomirski
2009-12-16drm/i915: only enable hotplug for detected outputsJesse Barnes
2009-12-16drm/i915: Track whether cursor needs physical address in intel_device_infoKristian Høgsberg
2009-12-10Merge remote branch 'anholt/drm-intel-next' into drm-linusDave Airlie
2009-12-08drm/i915: restore render clock gating on resumeAndrew Lutomirski
2009-12-08Merge remote branch 'anholt/drm-intel-next' into drm-linusDave Airlie
2009-12-08Merge branch 'drm-core-next' into drm-linusDave Airlie
2009-12-08drm/intel: refactor DP i2c support and DP common header to drm helperDave Airlie
2009-12-07drm/i915: Fix product names and #definesAdam Jackson
2009-12-07drm/i915: warn if Pineview CxSR can't be enabledJesse Barnes
2009-12-07drm/i915: pageflip fixesJesse Barnes
2009-12-01drm/i915: Fix sync to vblank when VGA output is turned offLi Peng
2009-12-01drm/i915: Don't update the render-clock for every bo.Chris Wilson
2009-12-01drm/i915: Fix warning introduced with the page flipping ioctl.Eric Anholt
2009-12-01drm/i915: Add intel implementation of the pageflip ioctlKristian Høgsberg
2009-12-01drm/i915: PineView only has LVDS and CRT portsZhenyu Wang
generated by cgit v1.2.3 (git 2.0.4) at 2024-05-29 16:05:25 +0000