summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Collapse)Author
2011-07-31arm: tegra: dsi: war to fix dsi issue on suspend DO NOT MERGEtegra-12r5.1-rc1tegra-12r5.1Luke Huang
1. Fix the command for early-suspend/late-resume 2. Disable dsi syncpt, since it is not working reliably Change-Id: I1a1ffc6302b3436c2e3ada328fd3dfd53489d95e Reviewed-on: http://git-master/r/44192 Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com> Tested-by: Chih-Lung Huang <lhuang@nvidia.com> Reviewed-by: Ryan Wong <ryanw@nvidia.com>
2011-07-28nvhost: Re-enabled power gating of MPEtegra-12r5.0Zhijun He
Revert a change that accidentally disabled power gating of MPE. (cherry-pick from http://git-master/r/#change,43047) Bug 854015,854706 Change-Id: Ia56cd22ec44cb4d9fce7ae092485d949b2dc71b5 Reviewed-on: http://git-master/r/43858 Reviewed-by: Zhijun He <zhhe@nvidia.com> Tested-by: Zhijun He <zhhe@nvidia.com> Reviewed-by: Ryan Wong <ryanw@nvidia.com>
2011-07-28video:tegra:dsi Add dsi one-shot mode support DO NOT MERGEKevin Huang
Add support for DSI one-shot mode in dsi driver. Change-Id: Ie6762e1a0ea7c32e9a4c3a4642205da639386402 Reviewed-on: http://git-master/r/43808 Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com> Tested-by: Chih-Lung Huang <lhuang@nvidia.com> Reviewed-by: Ryan Wong <ryanw@nvidia.com>
2011-07-28ARM: tegra: clock: Optimize power consumption of DSI module DO NOT MERGEKevin Huang
- Disable phy clock at early suspend. - Set DSI to LP mode at early suspend Bug 847254 Bug 848069 Change-Id: Ia3199b1848075e7adfc3b8c686d93d4d5655aca5 Reviewed-on: http://git-master/r/43800 Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com> Tested-by: Chih-Lung Huang <lhuang@nvidia.com> Reviewed-by: Ryan Wong <ryanw@nvidia.com>
2011-07-28usb: ehci: tegra: Fixing the issues in hsic resume path DO NOT MERGESeshendra Gadagottu
Removed unused legacy code related to "tegra_ehci_recover_rx_error" Correting the sequencing of hsic resume steps. BUG 793840 Change-Id: Ibcbd08bcbd53ce07d4340275932da9989ceedb4f Reviewed-on: http://git-master/r/43748 Reviewed-by: Thomas Cherry <tcherry@nvidia.com> Tested-by: Thomas Cherry <tcherry@nvidia.com> Reviewed-by: Ryan Wong <ryanw@nvidia.com>
2011-07-27nvhost: Disable 3D power gating due to hangsTerje Bergstrom
After 3D power gating was enabled, the system has exhibited hanging sync points. This patch disables 3D power gating for all systems. Bug 855392,855889 Change-Id: I35c933e31223aacbc2a088793e5c799f2f1ff0ec Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: http://git-master/r/43427 Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com> Reviewed-by: Andrew Howe <ahowe@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com>
2011-07-27tegra: video: dc: Fix no audio after res. changeSumit Bhattacharya
Avoid reseting eld_retrieved flag during tegra_dc_hdmi_disable(). It will ensure if tegra_dc_hdmi_disable() is called due to resolution change, cached eld data is used. It will be reset to zero if during hotplug HDMI driver fails to get valid eld data. Bug 854284 Change-Id: I08c8f48eded0c6a469faf63d601f28627a71602f Reviewed-on: http://git-master/r/42599 Tested-by: Sumit Bhattacharya <sumitb@nvidia.com> Reviewed-by: Scott Peterson <speterson@nvidia.com>
2011-07-27video: tegra: dc: fix delay on hdmi modesetDonghan Ryu
wait_event_interruptible_timeout checks the condition before it enters a sleep. Adding a real condition to the function avoids an un-wanted aditional sleep. Bug 833476 Change-Id: I03072d1c3b6efb48e20ed42b55ee2d844a29fbbc Reviewed-on: http://git-master/r/43225 Reviewed-on: http://git-master/r/43426 Reviewed-by: Donghan Ryu <dryu@nvidia.com> Tested-by: Donghan Ryu <dryu@nvidia.com> Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2011-07-27hwmon: tegra: tsensor: fix threshold configurationBitan Biswas
tsensor driver changed as follows: 1. conversion of temperature reading into tsensor counter was not working earlier. Fixed this. 2. supported tsensor0 usage for upcoming fuse revision 21 3. tsensor specific fuse data extracted using public fuse APIs bug 851791 bug 855165 Change-Id: I53247f3e029396d5fde479ea168eb279fcae6135 Reviewed-on: http://git-master/r/41037 Reviewed-by: Bitan Biswas <bbiswas@nvidia.com> Tested-by: Bitan Biswas <bbiswas@nvidia.com> Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com> Reviewed-by: Narendra Damahe <ndamahe@nvidia.com> Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
2011-07-27media: tegra: nvavp: Fix for relocation offsetGajanan Bhat
Fix for bug in relocation offset calculation, causing wrong surface offset to be sent to AVP. Change-Id: I6fea7c27a339238d6514276e3316f38ecf8d7742 Reviewed-on: http://git-master/r/42495 Tested-by: Gajanan Bhat <gbhat@nvidia.com> Reviewed-by: Isaac Richards <irichards@nvidia.com> Reviewed-by: Kaz Fukuoka <kfukuoka@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com> Reviewed-by: Soumen Kumar Dey <sdey@nvidia.com> Tested-by: Soumen Kumar Dey <sdey@nvidia.com> Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
2011-07-27regulator: tps6591x: Clear external control setting in shutdownLaxman Dewangan
Clearing the external control configuartion in shutdown on the regulator. bug 839572 Change-Id: I2362c6decb7209aa5f5667de48315ef0bc8926a2 Reviewed-on: http://git-master/r/43048 Tested-by: Vivek Kumar <vivekk@nvidia.com> Reviewed-by: Kaushik Sen <ksen@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com>
2011-07-26video: tegra: dc: fix tiled memory efficiencyXin Xie
Tegra3 also supports LPDDR2 which has no tiled memory inefficiency as in DDR3. This patch adds one memory controller API to retrive tiled memory efficiency. BUG 847731 Change-Id: I407914c6035389b696040947e7aebc6ecdb92bb1 Reviewed-on: http://git-master/r/40074 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2011-07-26Arm: Tegra: Power: Set throttling ext-sensor temp correctlyDiwakar Tundlam
Bug ID: 844882 - Set throttling temperature in ext temp sensor nct1008 for cardhu to 75C - Fix bug in nct1008 temp sensor driver in disable throttling logic Change-Id: I2ed8aab63186f16c554ca459e71f3437119bd4e6 Reviewed-on: http://git-master/r/42707 Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com> Tested-by: Diwakar Tundlam <dtundlam@nvidia.com> Reviewed-by: Narendra Damahe <ndamahe@nvidia.com> Reviewed-by: Aleksandr Frid <afrid@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com>
2011-07-26video: tegra: dsi: Fix DC & DSI clock issue.Kevin Huang
- Balance the clock disable/enable in DSI module to fix the issue that DC can't be disabled in suspend. Bug 847254 Change-Id: I1beaab6d0ba96e9b886526c1f07107b8d27bcf94 Reviewed-on: http://git-master/r/41180 Reviewed-by: Kevin Huang <kevinh@nvidia.com> Tested-by: Kevin Huang <kevinh@nvidia.com> Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com> Tested-by: Chih-Lung Huang <lhuang@nvidia.com> Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
2011-07-26input: touch: atmel_mxt_ts: Prevent boot and resume hangs.Robert Collins
Prevents touchscreen hangs during initial TS boot, and TS resume. BUG 847725 BUG 845156 BUG 846711 Change-Id: Ia853574e4b2422eb9368fe37eaf7457bd4022df8 Reviewed-on: http://git-master/r/40261 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2011-07-25tegra: video: dc: disp1 and overlay at 204MHzVinayak Pane
Overlay was requesting emc 400MHz always during video playback. Playback happens in overlay which was calculated incorrectly. Reducing it to match accurate requirement. Calculate overlay EMC bandwidth requirement same as DC. Change-Id: I5816d9ca1b42cd04048ca16b3e23e6d6ea312137 Reviewed-on: http://git-master/r/42507 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2011-07-25nvhost: Set gr2d clocks to minimum and set timeout=0Mandar Potdar
Set gr2d and related clocks (epp, emc) to minimum. Set Timeout for 2D only to 0. bug: 845598 bug: 843716 Change-Id: I1367274469ef290a08c3fb1f348664b3a38fecd7 Reviewed-on: http://git-master/r/39992 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2011-07-25tegra: nand: Added features in the driverBhavesh Parekh
Added 4K page support. Added 16-bit support Added sys interfaces for various operations. Added support for un-aligned page read. Added setting timing values based on vendor-id/device-id. Moved support for setting clock to platform from the driver. Fixed OOB-Read/Write issues. Change-Id: Idf920c1cb0352dcda0282fa399d6c1f57a20736c Reviewed-on: http://git-master/r/42347 Tested-by: Bhavesh Parekh <bparekh@nvidia.com> Reviewed-by: Sandeep Trasi <strasi@nvidia.com> Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
2011-07-25usbnet: Adding power management for raw ip driverSeshendra Gadagottu
Added PM calls for raw usbnet ipc drivers. This is basic version and needs to be extented for complete power management. BUG 828389 Change-Id: I77fbf3bf6badfb624f805f68b73fdb5ba617e30c Reviewed-on: http://git-master/r/40790 Tested-by: Seshendra Gadagottu <sgadagottu@nvidia.com> Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com>
2011-07-25mmc: core: SDXC speed class supportPavan Kunapuli
Unlike SDSC and SDHC, for SDXC cards CMD20 needs to be issued to meet the class performance for speed class recording. Adding mmc_speed_class_control() which should be used by an AV recording app/utility before starting recording on an SDXC card. Bug 820469 Bug 769962 Change-Id: Ic89fd6e475e6bf7ea610e43c78a752dcb444d477 Reviewed-on: http://git-master/r/39394 Reviewed-by: Pavan Kunapuli <pkunapuli@nvidia.com> Tested-by: Pavan Kunapuli <pkunapuli@nvidia.com> Reviewed-by: Sachin Nikam <snikam@nvidia.com> Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
2011-07-25video: tegra: dc: disable underflows for fpgaJon Mayo
For non-silicon platforms(fpga and simulation) disable all underflow interrupts. Change-Id: Idda78cd5a8e1fda7fac672a259ed05c95876752b Reviewed-on: http://git-master/r/42286 Reviewed-by: Jonathan Mayo <jmayo@nvidia.com> Tested-by: Jonathan Mayo <jmayo@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com>
2011-07-25spi: tegra: Select best clock source for required rateLaxman Dewangan
Providing the different clock source option through platform data to select best clock source based on required interface frequency. bug 851642 Change-Id: I18bf817b63cf1afac7db3969f266cc5fcaeee81e Reviewed-on: http://git-master/r/41226 Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com> Reviewed-by: Aleksandr Frid <afrid@nvidia.com> Tested-by: Laxman Dewangan <ldewangan@nvidia.com> Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
2011-07-25media: video: tegra: disable ov2710 AWBCharlie Huang
set manual white balance otherwise it will conflict with isp bug 829281 Change-Id: Id89ae1dd7e607beb35b43db5991742d3b8dcc345 Reviewed-on: http://git-master/r/42709 Reviewed-by: Chonglei Huang <chahuang@nvidia.com> Reviewed-by: Andrei Denissov <adenissov@nvidia.com> Reviewed-by: Daniel Willemsen <dwillemsen@nvidia.com> Reviewed-by: Gary Zhang <garyz@nvidia.com> Reviewed-by: Frank Chen <frankc@nvidia.com> Tested-by: Chonglei Huang <chahuang@nvidia.com>
2011-07-25usb: ehci: tegra: Enable/disable usb clockSuresh Mangipudi
Disable usb clock when no cable is connected. Bug 829628, 849248 Reviewed-on: http://git-master/r/39353 (cherry picked from commit 6a78f2d2e72a2a5f20b784c0efc4917ece4776c5) Change-Id: I94d954d735226341095d7161b8dce3888f2d31a2 Reviewed-on: http://git-master/r/42546 Reviewed-by: Suresh Mangipudi <smangipudi@nvidia.com> Tested-by: Suresh Mangipudi <smangipudi@nvidia.com> Reviewed-by: Rakesh Bodla <rbodla@nvidia.com> Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
2011-07-22usb: otg: tegra: disable usbd clock at end of probePrashant Gaikwad
In the function tegra_otg_probe(), usbd clock is kept on after probe function completes. Fix this by disabling the clock before exiting the probe function if usb hotplug is not enabled. Bug 829628, 849248 Reviewed-on: http://git-master/r/39354 (cherry picked from commit 5115ea5375912d9c35487d3d3b6e51c3c81be25c) Change-Id: I9786a7eaa6c5ffc6bb7cd2fd792b0831a7ed788c Reviewed-on: http://git-master/r/42375 Reviewed-by: Suresh Mangipudi <smangipudi@nvidia.com> Tested-by: Suresh Mangipudi <smangipudi@nvidia.com> Reviewed-by: Narendra Damahe <ndamahe@nvidia.com> Tested-by: Animesh Kishore <ankishore@nvidia.com> Reviewed-by: Rakesh Bodla <rbodla@nvidia.com> Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
2011-07-22usb: host: tegra: transaction based clock enableSuresh Mangipudi
enable the emc and sys clock when a transfer is requested and disabled after a timeout of 2 sec after the last transfer request. Bug 817794 Change-Id: I3da037b051dccaaed49cc81379ca79217d553c4c Reviewed-on: http://git-master/r/41216 Reviewed-by: Suresh Mangipudi <smangipudi@nvidia.com> Tested-by: Suresh Mangipudi <smangipudi@nvidia.com> Reviewed-by: Rakesh Bodla <rbodla@nvidia.com> Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
2011-07-22arm: tegra: ahci/sata: enable sata rails/partition at initYen Lin
Enable sata rails and sata partition when driver initializes - add sata_oob and cml1 clocks to sata powergate partition. - set sata and sata_oob clock source using clk_set_parent API. - fix a bug in while(timeout) loop Bug 836589 Change-Id: Iddc08bf851ffc83d45bd6aed4df85cde3b13f0e4 Reviewed-on: http://git-master/r/41314 Tested-by: Yen Lin <yelin@nvidia.com> Reviewed-by: Aleksandr Frid <afrid@nvidia.com> Reviewed-by: Karan Jhavar <kjhavar@nvidia.com> Reviewed-by: Rhyland Klein <rklein@nvidia.com> Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
2011-07-22regulator: Expand regulator notifier eventsAlex Frid
Add regulator enable notifications (not sent by the current code). Add voltage notifications sent only if regulator output is actually changed (keep intact existing voltage change notification that is sent unconditionally - even if voltage change was not allowed by constraints, or no actual change since regulator is disabled): PRE_ENABLE Regulator is to be enabled POST_ENABLE Regulator was enabled OUT_PRECHANGE Regulator is enabled and its voltage is to be changed OUT_POSTCHANGE Regulator is enabled and its voltage was changed Bug 853132 Change-Id: I2759ada1c5d1e43f746f6c866f9b3c203b68aed6 Reviewed-on: http://git-master/r/42262 Tested-by: Aleksandr Frid <afrid@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com> Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com> Reviewed-by: Karan Jhavar <kjhavar@nvidia.com> Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
2011-07-22hwmon: tegra: tsensor: lp0 save/restore configurationBitan Biswas
tsensor configuration needs to be saved before lp0 and restored after lp0 resume else POR values are seen after lp0 resume. - Config0, Config1 and Config2 registers are saved and restored bug 851791 Change-Id: I95532d995af4fa71e169209bb1788fc4152290fe Reviewed-on: http://git-master/r/41819 Reviewed-by: Bitan Biswas <bbiswas@nvidia.com> Tested-by: Bitan Biswas <bbiswas@nvidia.com> Reviewed-by: Narendra Damahe <ndamahe@nvidia.com> Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
2011-07-22video: tegra: nvmap: Fix cache flush issue during page alloc.Krishna Reddy
Bug 39790 Change-Id: I5ce0e35501442ed1a6818aebfeae1670ebb9d08d Reviewed-on: http://git-master/r/39867 Reviewed-by: Krishna Reddy <vdumpa@nvidia.com> Tested-by: Krishna Reddy <vdumpa@nvidia.com> Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
2011-07-22video: tegra: check for hdmi peripheral during resumeSanjay Singh Rawat
As HDMI is not a wakeup source. To detect HDMI peripheral which is connected after suspend, we scan for it during HDMI resume. Bug 846365 Signed-off-by: Sanjay Singh Rawat <srawat@nvidia.com> Reviewed-on: http://git-master/r/39776 (cherry picked from commit fd1134f413845f8e0b3944153eb7406f713a9709) Change-Id: Idee461e66edce494214814ced3854f716e8a44e3 Reviewed-on: http://git-master/r/41545 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2011-07-21media: tegra: avp: Add channel based AVP driverGajanan Bhat
New AVP driver based on channel model. The AVP acts as s/w host1x channel and has a syncpoint allocated to synchronize audio/video operation submitted by the host. The driver is responsible for loading the AVP kernel and initializing s/w channel. Change-Id: I20b68fc3cbb88b7c95542bae0a1acf5edc52c715 Reviewed-on: http://git-master/r/37420 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2011-07-21regulator: tps6586x: add SMx slew rate settingXin Xie
bug 815933 Change-Id: I3b8f8910b12ff4f8a5f9588615bd0bb6452bdc3b Reviewed-on: http://git-master/r/40263 Reviewed-by: Xin Xie <xxie@nvidia.com> Tested-by: Xin Xie <xxie@nvidia.com> Reviewed-by: Jonathan Mayo <jmayo@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com> Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2011-07-21crypto: tegra-se: add support to use sskVarun Wadekar
support to use ssk for some special encrypt decrypt operations. algo names changed to match the ones accessed by /dev/tegra-crypto Bug 850434 Change-Id: I8f13ae1fd15ffeae4aceee5799552d173560479a Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> Reviewed-on: http://git-master/r/41012 Reviewed-by: Mallikarjun Kasoju <mkasoju@nvidia.com> Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
2011-07-21nvhost: Enable 3D powergatingTerje Bergstrom
Enables 3D power gating on chips that support it. Bug 793861 Change-Id: Iadc40b65ac4897550d3b0d2076cc7efe98c95dfa Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: http://git-master/r/37821 Reviewed-by: Narendra Damahe <ndamahe@nvidia.com> Reviewed-by: Karan Jhavar <kjhavar@nvidia.com> Tested-by: Karan Jhavar <kjhavar@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com> Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
2011-07-21video: tegra: host: Channel based AVP driverSoumen Kumar Dey
Reserving syncpoint for channel based AVP driver. Change-Id: I2829341417a9bdc010ba51f4416d8648b7068b17 Reviewed-on: http://git-master/r/41148 Reviewed-by: Varun Wadekar <vwadekar@nvidia.com> Reviewed-by: Kaz Fukuoka <kfukuoka@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com> Reviewed-by: Gajanan Bhat <gbhat@nvidia.com> Tested-by: Gajanan Bhat <gbhat@nvidia.com> Reviewed-by: Chris Johnson <cwj@nvidia.com> Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
2011-07-20video: tegra: update copyright and commentsJon Mayo
added correct copyright comment. removed funny block comments. Change-Id: I1a86083e3467bba208e5cafc3886a3800cb52e1d Reviewed-on: http://git-master/r/39246 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2011-07-20nvhost: Do not crash if wait syncpt > maxTerje Bergstrom
If user space is waiting for a syncpt value higher than max, nvhost_wait_timeout() panics the kernel. This panic is based on the assumption that nobody should wait for sync points higher than indicated by a submit from user space. As the API has nothing to disallow waiting for future sync points not indicated by any submit, this patch removes the panic and treats this as a normal case. Bug 843238 Change-Id: I367c46e42bd683f1023e7fe04e523a99ab3d666b Reviewed-on: http://git-master/r/36470 Reviewed-by: Krishna Reddy <vdumpa@nvidia.com> Reviewed-by: Scott Williams <scwilliams@nvidia.com> Tested-by: Krishna Reddy <vdumpa@nvidia.com> Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
2011-07-20misc: nct1008: extended mode first reading fixBitan Biswas
nct1008 first temperature reading in extended mode is incorrect. A valid temperature is available in next measurement cycle after changing temperature range. - using table with delay expected for supported conversion rate of nct1008. bug 852754 Change-Id: Id68cbf6a83fe2a11ae2a6d94f0df51a3ebd37ac7 Reviewed-on: http://git-master/r/41506 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2011-07-20media: video: tegra: enable ov9726 sensorCharlie Huang
initial support for sensor ov9726 bug 829399 Change-Id: I67315dfce7baf2c14f49bf526c10fe19cf32d1d3 Reviewed-on: http://git-master/r/40472 Reviewed-by: Daniel Willemsen <dwillemsen@nvidia.com> Reviewed-by: Chonglei Huang <chahuang@nvidia.com> Tested-by: Chonglei Huang <chahuang@nvidia.com>
2011-07-19video: tegra: dc: Fix no_vsync hang issue.Gaurav Sarode
no_vsync was causing random hangs due to unwanted interrupts were enabled on default. Fix bug 801463 Change-Id: I8dabf4b9b7b98cd64f2caff94efe949e2768bdd2 Reviewed-on: http://git-master/r/40616 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2011-07-19misc: nct1008: ext-temperature sysfs fixBitan Biswas
In extended temperature range ext-temperature reported was incorrect. Fixing this. bug 850512 Change-Id: I45b8e3630cad3ca5f78960c16402b77e9bc25cc9 Reviewed-on: http://git-master/r/41261 Reviewed-by: Bitan Biswas <bbiswas@nvidia.com> Reviewed-by: Venu Byravarasu <vbyravarasu@nvidia.com> Tested-by: Bitan Biswas <bbiswas@nvidia.com> Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com> Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com> Tested-by: Diwakar Tundlam <dtundlam@nvidia.com>
2011-07-18tegra: video: dc: prevent division by zeroJon Mayo
Do not pass 0 to PICOS2KHZ() macro, as it causes Division by zero in kernel. Bug 850852 Change-Id: Ice913aaf756719aaf49bf6fab54b5f1618fb07d5 Reviewed-on: http://git-master/r/41116 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2011-07-18video: tegra: dsi: Power optimization for dc one-shot modeAnimesh Kishore
Disable TE signal from panel when display off for power saving. Bug 851754 Change-Id: If00f9bde9c358c7b49050a32f68d04881e6641da Reviewed-on: http://git-master/r/41031 Reviewed-by: Animesh Kishore <ankishore@nvidia.com> Tested-by: Animesh Kishore <ankishore@nvidia.com> Reviewed-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
2011-07-15video: tegra: dc: Fix wrong handling of dc enable.Gaurav Sarode
DC reset disables dc for sometime. If IOCTL_FLIP occurs during that time then wrong status will be reported. Add dc mutex around dc->enable to prevent wrong value read. Fix bug 852345 Change-Id: I27674abc45fca6bed061f7d34e1454235458fc1c Reviewed-on: http://git-master/r/41201 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2011-07-15mfd: tps6591x: Reorganise GPIO definitionLaxman Dewangan
Adding the TPS6591x gpio definition in tps6591x core header files. bug 849976 Change-Id: I1f7a7cc38e220c091ccf44db5af6e43c34daa1cd Reviewed-on: http://git-master/r/41040 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2011-07-15arm: tegra: usb: Exclude incompatible device from CDC-ACM driver.Michael Hsu
A certain flashless modem has a boot ROM which incorrectly reports itself as being USB CDC-ACM class compliant. Prevent the CDC-ACM driver from printing error message about "This device cannot do calls on its own. It is not a modem." when this device is present on usb bus. Change-Id: If1ef27980b3cc454233309a5066070e6250dd24e Reviewed-on: http://git-master/r/41105 Reviewed-by: Michael Hsu <mhsu@nvidia.com> Tested-by: Michael Hsu <mhsu@nvidia.com> Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2011-07-15arm: tegra: usb: Add kernel config USB_EHCI_ONOFF_FEATURE.Michael Hsu
Allow usb host to turn off / on usb device, usually after firmware has been downloaded to usb device. BUG 828389 Change-Id: I2dc92e8c8950fff27a20e651ef7b3c5537e6c5ff Reviewed-on: http://git-master/r/40944 Reviewed-by: Michael Hsu <mhsu@nvidia.com> Tested-by: Michael Hsu <mhsu@nvidia.com> Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
2011-07-15video: tegra: dc: apply latency allowance windowsJon Mayo
Calculate per window bandwidth and apply latency allowance factors to each active window. Reuses much of the emc bandwidth code. Bug 820273 Change-Id: I24f9c5749d8ea646c5f5861cfe19c73536dbf7dc Reviewed-on: http://git-master/r/40134 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>
2011-07-15video: tegra: dc: remove emc clock workerJon Mayo
remove the support to delay changing emc clock. Bug 850852 Change-Id: Ibc125e7789ad96059c53c82eb51091afd7b880fc Reviewed-on: http://git-master/r/40133 Reviewed-by: Varun Colbert <vcolbert@nvidia.com> Tested-by: Varun Colbert <vcolbert@nvidia.com>