summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/imx7ulp-evk-wm8960.dts
blob: e3598f5b8bd96e24329b8e415fb8d267d63668ff (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
/*
 * Copyright 2016 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include "imx7ulp-evk.dts"

/ {

	aips0: aips-bus@41000000 {
		compatible = "fsl,aips-bus", "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x41000000 0x80000>;
		ranges;

		pcc0: pcc0@41026000 {
			compatible  = "fsl,imx7ulp-pcc0";
			reg = <0x41026000 0x1000>;
		};

		clks_m4: scg0@41027000 {
			compatible = "fsl,imx7ulp-scg0";
			reg = <0x41027000 0x1000>;
			clocks = <&cm4_rosc>, <&cm4_sosc>, <&cm4_sirc>, <&cm4_firc>;
			clock-names = "cm4_rosc", "cm4_sosc", "cm4_sirc", "cm4_firc";
			#clock-cells = <1>;
		};

		sai0: sai@41037000 {
			compatible = "fsl,imx7ulp-sai";
			reg = <0x41037000 0x1000>;
			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&clks_m4 IMX7ULP_CM4_CLK_SAI0_IPG>,
				 <&clks_m4 IMX7ULP_CM4_CLK_DUMMY>,
				 <&clks_m4 IMX7ULP_CM4_CLK_SAI0_ROOT>,
				 <&clks_m4 IMX7ULP_CM4_CLK_DUMMY>,
				 <&clks_m4 IMX7ULP_CM4_CLK_DUMMY>;
			clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
			dma-names = "rx", "tx";
			dmas = <&edma0 0 59>, <&edma0 0 60>;
			status = "disabled";
		};
	};

	aips1: aips-bus@41080000 {
		compatible = "fsl,aips-bus", "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x41080000 0x80000>;
		ranges;

		smc0: smc0@410a4000 {
			compatible = "fsl,imx7ulp-smc0";
			reg = <0x410a4000 0x1000>;
		};

		sai1: sai@410AA000 {
			compatible = "fsl,imx7ulp-sai";
			reg = <0x410AA000 0x1000>;
			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&clks_m4 IMX7ULP_CM4_CLK_SAI1_IPG>,
				 <&clks_m4 IMX7ULP_CM4_CLK_DUMMY>,
				 <&clks_m4 IMX7ULP_CM4_CLK_SAI1_ROOT>,
				 <&clks_m4 IMX7ULP_CM4_CLK_DUMMY>,
				 <&clks_m4 IMX7ULP_CM4_CLK_DUMMY>;
			clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
			dma-names = "rx", "tx";
			dmas = <&edma0 0 61>, <&edma0 0 62>;
			status = "disabled";
		};

		pcc1: pcc1@410b2000 {
			compatible  = "fsl,imx7ulp-pcc1";
			reg = <0x410b2000 0x1000>;
		};
	};

	clocks_m4 {
		#address-cells = <1>;
		#size-cells = <0>;

		cm4_rosc: clock@6 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32768>;
			clock-output-names = "cm4_rosc";
		};

		cm4_sosc: clock@7 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
			clock-output-names = "cm4_sosc";
		};

		cm4_sirc: clock@8 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <16000000>;
			clock-output-names = "cm4_sirc";
		};

		cm4_firc: clock@9 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <48000000>;
			clock-output-names = "cm4_firc";
		};
	};

	sound-rpmsg {
		status = "disabled";
	};

	sound {
		compatible = "fsl,imx7d-evk-wm8960",
			     "fsl,imx-audio-wm8960";
		model = "wm8960-audio";
		cpu-dai = <&sai0>;
		audio-codec = <&codec>;
		codec-master;
		/* JD3: hp detect high for headphone*/
		hp-det = <3 0>;
		audio-routing =
			"Headphone Jack", "HP_L",
			"Headphone Jack", "HP_R",
			"Ext Spk", "SPK_LP",
			"Ext Spk", "SPK_LN",
			"Ext Spk", "SPK_RP",
			"Ext Spk", "SPK_RN",
			"LINPUT1", "Mic Jack",
			"LINPUT3", "Mic Jack",
			"Mic Jack", "MICB";

	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_0_1>;
	status = "okay";

	imx7ulp-evk-0 {
		pinctrl_hog_0_1: hoggrp-0-1 {
			fsl,pins = <
				IMX7ULP_PAD_PTA24__PTA24		0x127
				IMX7ULP_PAD_PTB0__CLKOUT0		0x900
			>;
		};

		pinctrl_sai0: sai0_grp {
			fsl,pins = <
				IMX7ULP_PAD_PTA4__I2S0_MCLK        0x700
				IMX7ULP_PAD_PTA5__I2S0_TX_BCLK     0x0700
				IMX7ULP_PAD_PTA2__I2S0_RXD0        0x0700
				IMX7ULP_PAD_PTA6__I2S0_TX_FS       0x0700
				IMX7ULP_PAD_PTA7__I2S0_TXD0        0x0700
			>;
		};
	};
};

&lpi2c7 {
	status = "okay";

	codec: wm8960@1a {
		compatible = "wlf,wm8960";
		reg = <0x1a>;
		clocks = <&clks_m4 IMX7ULP_CLK_SCG0_CLKOUT>;
		clock-names = "mclk";
		wlf,shared-lrclk;
		assigned-clocks = <&clks_m4 IMX7ULP_CLK_SCG0_CLKOUT>;
		assigned-clock-parents = <&clks_m4 IMX7ULP_CM4_CLK_SOSC>;
	};
};

&clks_m4 {
	assigned-clocks = <&clks_m4 IMX7ULP_CM4_CLK_APLL_VCO_PRE_SEL>,
			  <&clks_m4 IMX7ULP_CM4_CLK_APLL_VCO>,
			  <&clks_m4 IMX7ULP_CM4_CLK_APLL_VCO_POST_DIV1>,
			  <&clks_m4 IMX7ULP_CM4_CLK_APLL_VCO_POST_DIV2>,
			  <&clks_m4 IMX7ULP_CM4_CLK_APLL_PFD0_PRE_DIV>;
	assigned-clock-parents = <&clks_m4 IMX7ULP_CM4_CLK_SOSC>;
	assigned-clock-rates = <0>, <540672000>, <49152000>, <12288000>, <270336000>;
};

&sai0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai0>;
	assigned-clocks = <&clks_m4 IMX7ULP_CM4_CLK_SAI0_SEL>,
			  <&clks_m4 IMX7ULP_CM4_CLK_SAI0_DIV>;
	assigned-clock-parents = <&clks_m4 IMX7ULP_CM4_CLK_APLL_PFD0_PRE_DIV>;
	assigned-clock-rates = <0>, <12288000>;
	fsl,dataline = <0 0x1 0x1>;
	status = "okay";
};