summaryrefslogtreecommitdiff
path: root/arch/arm/mach-omap2/cm-regbits-54xx.h
blob: e83b8e352b6ed07c9444ba77ae0c825f664cb23a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
/*
 * OMAP54xx Clock Management register bits
 *
 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com
 *
 * Paul Walmsley (paul@pwsan.com)
 * Rajendra Nayak (rnayak@ti.com)
 * Benoit Cousson (b-cousson@ti.com)
 *
 * This file is automatically generated from the OMAP hardware databases.
 * We respectfully ask that any modifications to this file be coordinated
 * with the public linux-omap@vger.kernel.org mailing list and the
 * authors above to ensure that the autogeneration scripts are kept
 * up-to-date with the file contents.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __ARCH_ARM_MACH_OMAP2_CM_REGBITS_54XX_H
#define __ARCH_ARM_MACH_OMAP2_CM_REGBITS_54XX_H

/* Used by CM_DSP_DYNAMICDEP, CM_L3MAIN1_DYNAMICDEP, CM_MPU_DYNAMICDEP */
#define OMAP54XX_ABE_DYNDEP_SHIFT					3
#define OMAP54XX_ABE_DYNDEP_WIDTH					0x1
#define OMAP54XX_ABE_DYNDEP_MASK					(1 << 3)

/*
 * Used by CM_C2C_STATICDEP, CM_DMA_STATICDEP, CM_DSP_STATICDEP,
 * CM_IPU_STATICDEP, CM_L3INIT_STATICDEP, CM_MIPIEXT_STATICDEP, CM_MPU_STATICDEP
 */
#define OMAP54XX_ABE_STATDEP_SHIFT					3
#define OMAP54XX_ABE_STATDEP_WIDTH					0x1
#define OMAP54XX_ABE_STATDEP_MASK					(1 << 3)

/*
 * Used by CM_AUTOIDLE_DPLL_ABE, CM_AUTOIDLE_DPLL_CORE, CM_AUTOIDLE_DPLL_IVA,
 * CM_AUTOIDLE_DPLL_MPU, CM_AUTOIDLE_DPLL_PER, CM_AUTOIDLE_DPLL_UNIPRO1,
 * CM_AUTOIDLE_DPLL_UNIPRO2, CM_AUTOIDLE_DPLL_USB
 */
#define OMAP54XX_AUTO_DPLL_MODE_SHIFT					0
#define OMAP54XX_AUTO_DPLL_MODE_WIDTH					0x3
#define OMAP54XX_AUTO_DPLL_MODE_MASK					(0x7 << 0)

/* Used by CM_L3MAIN2_DYNAMICDEP, CM_L4CFG_DYNAMICDEP */
#define OMAP54XX_C2C_DYNDEP_SHIFT					18
#define OMAP54XX_C2C_DYNDEP_WIDTH					0x1
#define OMAP54XX_C2C_DYNDEP_MASK					(1 << 18)

/* Used by CM_MPU_STATICDEP */
#define OMAP54XX_C2C_STATDEP_SHIFT					18
#define OMAP54XX_C2C_STATDEP_WIDTH					0x1
#define OMAP54XX_C2C_STATDEP_MASK					(1 << 18)

/* Used by CM_IPU_DYNAMICDEP, CM_L3MAIN2_DYNAMICDEP, CM_L4CFG_DYNAMICDEP */
#define OMAP54XX_CAM_DYNDEP_SHIFT					9
#define OMAP54XX_CAM_DYNDEP_WIDTH					0x1
#define OMAP54XX_CAM_DYNDEP_MASK					(1 << 9)

/*
 * Used by CM_DMA_STATICDEP, CM_DSP_STATICDEP, CM_IPU_STATICDEP,
 * CM_MPU_STATICDEP
 */
#define OMAP54XX_CAM_STATDEP_SHIFT					9
#define OMAP54XX_CAM_STATDEP_WIDTH					0x1
#define OMAP54XX_CAM_STATDEP_MASK					(1 << 9)

/* Used by CM_ABE_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_ABE_24M_GFCLK_SHIFT			13
#define OMAP54XX_CLKACTIVITY_ABE_24M_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_ABE_24M_GFCLK_MASK				(1 << 13)

/* Used by CM_ABE_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_ABE_32K_CLK_SHIFT				12
#define OMAP54XX_CLKACTIVITY_ABE_32K_CLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_ABE_32K_CLK_MASK				(1 << 12)

/* Used by CM_ABE_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_ABE_GICLK_SHIFT				9
#define OMAP54XX_CLKACTIVITY_ABE_GICLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_ABE_GICLK_MASK				(1 << 9)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_ABE_LP_CLK_SHIFT				9
#define OMAP54XX_CLKACTIVITY_ABE_LP_CLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_ABE_LP_CLK_MASK				(1 << 9)

/* Used by CM_ABE_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_ABE_SYS_CLK_SHIFT				11
#define OMAP54XX_CLKACTIVITY_ABE_SYS_CLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_ABE_SYS_CLK_MASK				(1 << 11)

/* Used by CM_ABE_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_ABE_X2_CLK_SHIFT				8
#define OMAP54XX_CLKACTIVITY_ABE_X2_CLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_ABE_X2_CLK_MASK				(1 << 8)

/* Used by CM_DSS_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_BB2D_GFCLK_SHIFT				13
#define OMAP54XX_CLKACTIVITY_BB2D_GFCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_BB2D_GFCLK_MASK				(1 << 13)

/* Used by CM_C2C_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_C2C_GFCLK_SHIFT				9
#define OMAP54XX_CLKACTIVITY_C2C_GFCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_C2C_GFCLK_MASK				(1 << 9)

/* Used by CM_C2C_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_C2C_GICLK_SHIFT				10
#define OMAP54XX_CLKACTIVITY_C2C_GICLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_C2C_GICLK_MASK				(1 << 10)

/* Used by CM_C2C_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_C2C_L4_GICLK_SHIFT				8
#define OMAP54XX_CLKACTIVITY_C2C_L4_GICLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_C2C_L4_GICLK_MASK				(1 << 8)

/* Used by CM_CAM_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_CAM_BOOST_GCLK_SHIFT			11
#define OMAP54XX_CLKACTIVITY_CAM_BOOST_GCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_CAM_BOOST_GCLK_MASK			(1 << 11)

/* Used by CM_CAM_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_CAM_GCLK_SHIFT				8
#define OMAP54XX_CLKACTIVITY_CAM_GCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_CAM_GCLK_MASK				(1 << 8)

/* Used by CM_CAM_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_CAM_L3_GICLK_SHIFT				12
#define OMAP54XX_CLKACTIVITY_CAM_L3_GICLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_CAM_L3_GICLK_MASK				(1 << 12)

/* Used by CM_COREAON_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_COREAON_32K_GFCLK_SHIFT			12
#define OMAP54XX_CLKACTIVITY_COREAON_32K_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_COREAON_32K_GFCLK_MASK			(1 << 12)

/* Used by CM_COREAON_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_SHIFT		14
#define OMAP54XX_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_WIDTH		0x1
#define OMAP54XX_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_MASK		(1 << 14)

/* Used by CM_COREAON_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_COREAON_L4_GICLK_SHIFT			8
#define OMAP54XX_CLKACTIVITY_COREAON_L4_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_COREAON_L4_GICLK_MASK			(1 << 8)

/* Used by CM_CAM_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_CSI_PHY_GFCLK_SHIFT			9
#define OMAP54XX_CLKACTIVITY_CSI_PHY_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_CSI_PHY_GFCLK_MASK				(1 << 9)

/* Used by CM_CUSTEFUSE_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_CUSTEFUSE_L4_GICLK_SHIFT			8
#define OMAP54XX_CLKACTIVITY_CUSTEFUSE_L4_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_CUSTEFUSE_L4_GICLK_MASK			(1 << 8)

/* Used by CM_CUSTEFUSE_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_CUSTEFUSE_SYS_GFCLK_SHIFT			9
#define OMAP54XX_CLKACTIVITY_CUSTEFUSE_SYS_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_CUSTEFUSE_SYS_GFCLK_MASK			(1 << 9)

/* Used by CM_EMIF_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_DLL_GCLK_SHIFT				9
#define OMAP54XX_CLKACTIVITY_DLL_GCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_DLL_GCLK_MASK				(1 << 9)

/* Used by CM_DMA_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_DMA_L3_GICLK_SHIFT				8
#define OMAP54XX_CLKACTIVITY_DMA_L3_GICLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_DMA_L3_GICLK_MASK				(1 << 8)

/* Used by CM_DSP_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_DSP_GCLK_SHIFT				8
#define OMAP54XX_CLKACTIVITY_DSP_GCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_DSP_GCLK_MASK				(1 << 8)

/* Used by CM_DSS_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_DSS_GFCLK_SHIFT				9
#define OMAP54XX_CLKACTIVITY_DSS_GFCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_DSS_GFCLK_MASK				(1 << 9)

/* Used by CM_DSS_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_DSS_L3_GICLK_SHIFT				8
#define OMAP54XX_CLKACTIVITY_DSS_L3_GICLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_DSS_L3_GICLK_MASK				(1 << 8)

/* Used by CM_DSS_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_DSS_SYS_GFCLK_SHIFT			10
#define OMAP54XX_CLKACTIVITY_DSS_SYS_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_DSS_SYS_GFCLK_MASK				(1 << 10)

/* Used by CM_EMIF_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_EMIF_L3_GICLK_SHIFT			8
#define OMAP54XX_CLKACTIVITY_EMIF_L3_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_EMIF_L3_GICLK_MASK				(1 << 8)

/* Used by CM_EMIF_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_EMIF_LL_GCLK_SHIFT				11
#define OMAP54XX_CLKACTIVITY_EMIF_LL_GCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_EMIF_LL_GCLK_MASK				(1 << 11)

/* Used by CM_EMIF_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_EMIF_PHY_GCLK_SHIFT			10
#define OMAP54XX_CLKACTIVITY_EMIF_PHY_GCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_EMIF_PHY_GCLK_MASK				(1 << 10)

/* Used by CM_EMU_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_EMU_SYS_GCLK_SHIFT				8
#define OMAP54XX_CLKACTIVITY_EMU_SYS_GCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_EMU_SYS_GCLK_MASK				(1 << 8)

/* Used by CM_CAM_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_FDIF_GCLK_SHIFT				10
#define OMAP54XX_CLKACTIVITY_FDIF_GCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_FDIF_GCLK_MASK				(1 << 10)

/* Used by CM_ABE_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_FUNC_24M_GFCLK_SHIFT			10
#define OMAP54XX_CLKACTIVITY_FUNC_24M_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_FUNC_24M_GFCLK_MASK			(1 << 10)

/* Used by CM_GPU_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_GPU_CORE_GCLK_SHIFT			9
#define OMAP54XX_CLKACTIVITY_GPU_CORE_GCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_GPU_CORE_GCLK_MASK				(1 << 9)

/* Used by CM_GPU_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_GPU_HYD_GCLK_SHIFT				10
#define OMAP54XX_CLKACTIVITY_GPU_HYD_GCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_GPU_HYD_GCLK_MASK				(1 << 10)

/* Used by CM_GPU_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_GPU_SYS_GCLK_SHIFT				8
#define OMAP54XX_CLKACTIVITY_GPU_SYS_GCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_GPU_SYS_GCLK_MASK				(1 << 8)

/* Used by CM_DSS_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_HDMI_CEC_GFCLK_SHIFT			12
#define OMAP54XX_CLKACTIVITY_HDMI_CEC_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_HDMI_CEC_GFCLK_MASK			(1 << 12)

/* Used by CM_DSS_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_HDMI_PHY_GFCLK_SHIFT			11
#define OMAP54XX_CLKACTIVITY_HDMI_PHY_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_HDMI_PHY_GFCLK_MASK			(1 << 11)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_HSIC_P1_480M_GFCLK_SHIFT			20
#define OMAP54XX_CLKACTIVITY_HSIC_P1_480M_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_HSIC_P1_480M_GFCLK_MASK			(1 << 20)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_HSIC_P1_GFCLK_SHIFT			26
#define OMAP54XX_CLKACTIVITY_HSIC_P1_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_HSIC_P1_GFCLK_MASK				(1 << 26)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_HSIC_P2_480M_GFCLK_SHIFT			21
#define OMAP54XX_CLKACTIVITY_HSIC_P2_480M_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_HSIC_P2_480M_GFCLK_MASK			(1 << 21)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_HSIC_P2_GFCLK_SHIFT			27
#define OMAP54XX_CLKACTIVITY_HSIC_P2_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_HSIC_P2_GFCLK_MASK				(1 << 27)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_HSIC_P3_480M_GFCLK_SHIFT			6
#define OMAP54XX_CLKACTIVITY_HSIC_P3_480M_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_HSIC_P3_480M_GFCLK_MASK			(1 << 6)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_HSIC_P3_GFCLK_SHIFT			7
#define OMAP54XX_CLKACTIVITY_HSIC_P3_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_HSIC_P3_GFCLK_MASK				(1 << 7)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_HSI_GFCLK_SHIFT				16
#define OMAP54XX_CLKACTIVITY_HSI_GFCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_HSI_GFCLK_MASK				(1 << 16)

/* Used by CM_IPU_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_IPU_GCLK_SHIFT				8
#define OMAP54XX_CLKACTIVITY_IPU_GCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_IPU_GCLK_MASK				(1 << 8)

/* Used by CM_IVA_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_IVA_GCLK_SHIFT				8
#define OMAP54XX_CLKACTIVITY_IVA_GCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_IVA_GCLK_MASK				(1 << 8)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L3INIT_48M_GFCLK_SHIFT			12
#define OMAP54XX_CLKACTIVITY_L3INIT_48M_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_L3INIT_48M_GFCLK_MASK			(1 << 12)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L3INIT_60M_P1_GFCLK_SHIFT			28
#define OMAP54XX_CLKACTIVITY_L3INIT_60M_P1_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_L3INIT_60M_P1_GFCLK_MASK			(1 << 28)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L3INIT_60M_P2_GFCLK_SHIFT			29
#define OMAP54XX_CLKACTIVITY_L3INIT_60M_P2_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_L3INIT_60M_P2_GFCLK_MASK			(1 << 29)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L3INIT_L3_GICLK_SHIFT			8
#define OMAP54XX_CLKACTIVITY_L3INIT_L3_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_L3INIT_L3_GICLK_MASK			(1 << 8)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L3INIT_L4_GICLK_SHIFT			9
#define OMAP54XX_CLKACTIVITY_L3INIT_L4_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_L3INIT_L4_GICLK_MASK			(1 << 9)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L3INIT_USB_OTG_SS_LFPS_TX_GFCLK_SHIFT	11
#define OMAP54XX_CLKACTIVITY_L3INIT_USB_OTG_SS_LFPS_TX_GFCLK_WIDTH	0x1
#define OMAP54XX_CLKACTIVITY_L3INIT_USB_OTG_SS_LFPS_TX_GFCLK_MASK	(1 << 11)

/* Used by CM_L3INSTR_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L3INSTR_DLL_AGING_GCLK_SHIFT		9
#define OMAP54XX_CLKACTIVITY_L3INSTR_DLL_AGING_GCLK_WIDTH		0x1
#define OMAP54XX_CLKACTIVITY_L3INSTR_DLL_AGING_GCLK_MASK		(1 << 9)

/* Used by CM_L3INSTR_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L3INSTR_L3_GICLK_SHIFT			8
#define OMAP54XX_CLKACTIVITY_L3INSTR_L3_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_L3INSTR_L3_GICLK_MASK			(1 << 8)

/* Used by CM_L3INSTR_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L3INSTR_TS_GCLK_SHIFT			10
#define OMAP54XX_CLKACTIVITY_L3INSTR_TS_GCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_L3INSTR_TS_GCLK_MASK			(1 << 10)

/* Used by CM_L3MAIN1_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L3MAIN1_L3_GICLK_SHIFT			8
#define OMAP54XX_CLKACTIVITY_L3MAIN1_L3_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_L3MAIN1_L3_GICLK_MASK			(1 << 8)

/* Used by CM_L3MAIN2_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L3MAIN2_L3_GICLK_SHIFT			8
#define OMAP54XX_CLKACTIVITY_L3MAIN2_L3_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_L3MAIN2_L3_GICLK_MASK			(1 << 8)

/* Used by CM_L4CFG_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L4CFG_L4_GICLK_SHIFT			8
#define OMAP54XX_CLKACTIVITY_L4CFG_L4_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_L4CFG_L4_GICLK_MASK			(1 << 8)

/* Used by CM_L4PER_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L4PER_L4_GICLK_SHIFT			8
#define OMAP54XX_CLKACTIVITY_L4PER_L4_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_L4PER_L4_GICLK_MASK			(1 << 8)

/* Used by CM_L4SEC_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L4SEC_L3_GICLK_SHIFT			8
#define OMAP54XX_CLKACTIVITY_L4SEC_L3_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_L4SEC_L3_GICLK_MASK			(1 << 8)

/* Used by CM_L4SEC_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_L4SEC_L4_GICLK_SHIFT			9
#define OMAP54XX_CLKACTIVITY_L4SEC_L4_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_L4SEC_L4_GICLK_MASK			(1 << 9)

/* Used by CM_MIPIEXT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_MIPIEXT_L3_GICLK_SHIFT			8
#define OMAP54XX_CLKACTIVITY_MIPIEXT_L3_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_MIPIEXT_L3_GICLK_MASK			(1 << 8)

/* Used by CM_MIPIEXT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_MIPIEXT_PHY_REF_GFCLK_SHIFT		11
#define OMAP54XX_CLKACTIVITY_MIPIEXT_PHY_REF_GFCLK_WIDTH		0x1
#define OMAP54XX_CLKACTIVITY_MIPIEXT_PHY_REF_GFCLK_MASK			(1 << 11)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_MMC1_32K_GFCLK_SHIFT			2
#define OMAP54XX_CLKACTIVITY_MMC1_32K_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_MMC1_32K_GFCLK_MASK			(1 << 2)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_MMC1_GFCLK_SHIFT				17
#define OMAP54XX_CLKACTIVITY_MMC1_GFCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_MMC1_GFCLK_MASK				(1 << 17)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_MMC2_GFCLK_SHIFT				18
#define OMAP54XX_CLKACTIVITY_MMC2_GFCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_MMC2_GFCLK_MASK				(1 << 18)

/* Used by CM_MPU_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_MPU_GCLK_SHIFT				8
#define OMAP54XX_CLKACTIVITY_MPU_GCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_MPU_GCLK_MASK				(1 << 8)

/* Used by CM_ABE_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_PAD_CLKS_SHIFT				14
#define OMAP54XX_CLKACTIVITY_PAD_CLKS_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_PAD_CLKS_MASK				(1 << 14)

/* Used by CM_ABE_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_PAD_SLIMBUS1_CLK_SHIFT			15
#define OMAP54XX_CLKACTIVITY_PAD_SLIMBUS1_CLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_PAD_SLIMBUS1_CLK_MASK			(1 << 15)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_PAD_XCLK60MHSP1_SHIFT			3
#define OMAP54XX_CLKACTIVITY_PAD_XCLK60MHSP1_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_PAD_XCLK60MHSP1_MASK			(1 << 3)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_PAD_XCLK60MHSP2_SHIFT			4
#define OMAP54XX_CLKACTIVITY_PAD_XCLK60MHSP2_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_PAD_XCLK60MHSP2_MASK			(1 << 4)

/* Used by CM_L4PER_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_PER_12M_GFCLK_SHIFT			15
#define OMAP54XX_CLKACTIVITY_PER_12M_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_PER_12M_GFCLK_MASK				(1 << 15)

/* Used by CM_L4PER_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_PER_32K_GFCLK_SHIFT			17
#define OMAP54XX_CLKACTIVITY_PER_32K_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_PER_32K_GFCLK_MASK				(1 << 17)

/* Used by CM_L4PER_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_PER_48M_GFCLK_SHIFT			18
#define OMAP54XX_CLKACTIVITY_PER_48M_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_PER_48M_GFCLK_MASK				(1 << 18)

/* Used by CM_L4PER_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_PER_96M_GFCLK_SHIFT			19
#define OMAP54XX_CLKACTIVITY_PER_96M_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_PER_96M_GFCLK_MASK				(1 << 19)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_SATA_REF_GFCLK_SHIFT			19
#define OMAP54XX_CLKACTIVITY_SATA_REF_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_SATA_REF_GFCLK_MASK			(1 << 19)

/* Used by CM_COREAON_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_SR_CORE_SYS_GFCLK_SHIFT			11
#define OMAP54XX_CLKACTIVITY_SR_CORE_SYS_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_SR_CORE_SYS_GFCLK_MASK			(1 << 11)

/* Used by CM_COREAON_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_SR_MM_SYS_GFCLK_SHIFT			10
#define OMAP54XX_CLKACTIVITY_SR_MM_SYS_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_SR_MM_SYS_GFCLK_MASK			(1 << 10)

/* Used by CM_COREAON_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_SR_MPU_SYS_GFCLK_SHIFT			9
#define OMAP54XX_CLKACTIVITY_SR_MPU_SYS_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_SR_MPU_SYS_GFCLK_MASK			(1 << 9)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_SYS_CLK_SHIFT				8
#define OMAP54XX_CLKACTIVITY_SYS_CLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_SYS_CLK_MASK				(1 << 8)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_SYS_CLK_ALL_SHIFT				15
#define OMAP54XX_CLKACTIVITY_SYS_CLK_ALL_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_SYS_CLK_ALL_MASK				(1 << 15)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_SYS_CLK_FUNC_SHIFT				14
#define OMAP54XX_CLKACTIVITY_SYS_CLK_FUNC_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_SYS_CLK_FUNC_MASK				(1 << 14)

/* Used by CM_L4PER_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_TIMER10_GFCLK_SHIFT			9
#define OMAP54XX_CLKACTIVITY_TIMER10_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_TIMER10_GFCLK_MASK				(1 << 9)

/* Used by CM_L4PER_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_TIMER11_GFCLK_SHIFT			10
#define OMAP54XX_CLKACTIVITY_TIMER11_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_TIMER11_GFCLK_MASK				(1 << 10)

/* Used by CM_L4PER_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_TIMER2_GFCLK_SHIFT				11
#define OMAP54XX_CLKACTIVITY_TIMER2_GFCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_TIMER2_GFCLK_MASK				(1 << 11)

/* Used by CM_L4PER_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_TIMER3_GFCLK_SHIFT				12
#define OMAP54XX_CLKACTIVITY_TIMER3_GFCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_TIMER3_GFCLK_MASK				(1 << 12)

/* Used by CM_L4PER_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_TIMER4_GFCLK_SHIFT				13
#define OMAP54XX_CLKACTIVITY_TIMER4_GFCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_TIMER4_GFCLK_MASK				(1 << 13)

/* Used by CM_L4PER_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_TIMER9_GFCLK_SHIFT				14
#define OMAP54XX_CLKACTIVITY_TIMER9_GFCLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_TIMER9_GFCLK_MASK				(1 << 14)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_TLL_CH0_GFCLK_SHIFT			22
#define OMAP54XX_CLKACTIVITY_TLL_CH0_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_TLL_CH0_GFCLK_MASK				(1 << 22)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_TLL_CH1_GFCLK_SHIFT			23
#define OMAP54XX_CLKACTIVITY_TLL_CH1_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_TLL_CH1_GFCLK_MASK				(1 << 23)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_TLL_CH2_GFCLK_SHIFT			24
#define OMAP54XX_CLKACTIVITY_TLL_CH2_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_TLL_CH2_GFCLK_MASK				(1 << 24)

/* Used by CM_MIPIEXT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_UNIPRO1_DPLL_CLK_SHIFT			10
#define OMAP54XX_CLKACTIVITY_UNIPRO1_DPLL_CLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_UNIPRO1_DPLL_CLK_MASK			(1 << 10)

/* Used by CM_MIPIEXT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_UNIPRO1_PHY_GFCLK_SHIFT			13
#define OMAP54XX_CLKACTIVITY_UNIPRO1_PHY_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_UNIPRO1_PHY_GFCLK_MASK			(1 << 13)

/* Used by CM_MIPIEXT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_UNIPRO1_TXPHY_LS_GFCLK_SHIFT		12
#define OMAP54XX_CLKACTIVITY_UNIPRO1_TXPHY_LS_GFCLK_WIDTH		0x1
#define OMAP54XX_CLKACTIVITY_UNIPRO1_TXPHY_LS_GFCLK_MASK		(1 << 12)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_UNIPRO2_DPLL_CLK_SHIFT			10
#define OMAP54XX_CLKACTIVITY_UNIPRO2_DPLL_CLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_UNIPRO2_DPLL_CLK_MASK			(1 << 10)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_UNIPRO2_PHY_GFCLK_SHIFT			13
#define OMAP54XX_CLKACTIVITY_UNIPRO2_PHY_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_UNIPRO2_PHY_GFCLK_MASK			(1 << 13)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_UNIPRO2_PHY_REF_GFCLK_SHIFT		5
#define OMAP54XX_CLKACTIVITY_UNIPRO2_PHY_REF_GFCLK_WIDTH		0x1
#define OMAP54XX_CLKACTIVITY_UNIPRO2_PHY_REF_GFCLK_MASK			(1 << 5)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_USB_DPLL_CLK_SHIFT				14
#define OMAP54XX_CLKACTIVITY_USB_DPLL_CLK_WIDTH				0x1
#define OMAP54XX_CLKACTIVITY_USB_DPLL_CLK_MASK				(1 << 14)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_USB_DPLL_HS_CLK_SHIFT			15
#define OMAP54XX_CLKACTIVITY_USB_DPLL_HS_CLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_USB_DPLL_HS_CLK_MASK			(1 << 15)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_USB_OTG_SS_REF_CLK_SHIFT			31
#define OMAP54XX_CLKACTIVITY_USB_OTG_SS_REF_CLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_USB_OTG_SS_REF_CLK_MASK			(1 << 31)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_UTMI_P3_GFCLK_SHIFT			30
#define OMAP54XX_CLKACTIVITY_UTMI_P3_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_UTMI_P3_GFCLK_MASK				(1 << 30)

/* Used by CM_L3INIT_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_UTMI_ROOT_GFCLK_SHIFT			25
#define OMAP54XX_CLKACTIVITY_UTMI_ROOT_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_UTMI_ROOT_GFCLK_MASK			(1 << 25)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_WKUPAON_32K_GFCLK_SHIFT			11
#define OMAP54XX_CLKACTIVITY_WKUPAON_32K_GFCLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_WKUPAON_32K_GFCLK_MASK			(1 << 11)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_WKUPAON_GICLK_SHIFT			12
#define OMAP54XX_CLKACTIVITY_WKUPAON_GICLK_WIDTH			0x1
#define OMAP54XX_CLKACTIVITY_WKUPAON_GICLK_MASK				(1 << 12)

/* Used by CM_WKUPAON_CLKSTCTRL */
#define OMAP54XX_CLKACTIVITY_WKUPAON_IO_SRCOMP_GFCLK_SHIFT		13
#define OMAP54XX_CLKACTIVITY_WKUPAON_IO_SRCOMP_GFCLK_WIDTH		0x1
#define OMAP54XX_CLKACTIVITY_WKUPAON_IO_SRCOMP_GFCLK_MASK		(1 << 13)

/* Used by CM_COREAON_IO_SRCOMP_CLKCTRL, CM_WKUPAON_IO_SRCOMP_CLKCTRL */
#define OMAP54XX_CLKEN_SRCOMP_FCLK_SHIFT				8
#define OMAP54XX_CLKEN_SRCOMP_FCLK_WIDTH				0x1
#define OMAP54XX_CLKEN_SRCOMP_FCLK_MASK					(1 << 8)

/*
 * Used by CM_ABE_TIMER5_CLKCTRL, CM_ABE_TIMER6_CLKCTRL, CM_ABE_TIMER7_CLKCTRL,
 * CM_ABE_TIMER8_CLKCTRL, CM_L3INIT_HSI_CLKCTRL, CM_L4PER_TIMER10_CLKCTRL,
 * CM_L4PER_TIMER11_CLKCTRL, CM_L4PER_TIMER2_CLKCTRL, CM_L4PER_TIMER3_CLKCTRL,
 * CM_L4PER_TIMER4_CLKCTRL, CM_L4PER_TIMER9_CLKCTRL, CM_WKUPAON_TIMER1_CLKCTRL
 */
#define OMAP54XX_CLKSEL_SHIFT						24
#define OMAP54XX_CLKSEL_WIDTH						0x1
#define OMAP54XX_CLKSEL_MASK						(1 << 24)

/*
 * Renamed from CLKSEL Used by CM_CLKSEL_ABE_DSS_SYS, CM_CLKSEL_ABE_PLL_REF,
 * CM_CLKSEL_USB_60MHZ, CM_CLKSEL_WKUPAON
 */
#define OMAP54XX_CLKSEL_0_0_SHIFT					0
#define OMAP54XX_CLKSEL_0_0_WIDTH					0x1
#define OMAP54XX_CLKSEL_0_0_MASK					(1 << 0)

/* Renamed from CLKSEL Used by CM_BYPCLK_DPLL_IVA, CM_BYPCLK_DPLL_MPU */
#define OMAP54XX_CLKSEL_0_1_SHIFT					0
#define OMAP54XX_CLKSEL_0_1_WIDTH					0x2
#define OMAP54XX_CLKSEL_0_1_MASK					(0x3 << 0)

/* Renamed from CLKSEL Used by CM_L3INSTR_CTRL_MODULE_BANDGAP_CLKCTRL */
#define OMAP54XX_CLKSEL_24_25_SHIFT					24
#define OMAP54XX_CLKSEL_24_25_WIDTH					0x2
#define OMAP54XX_CLKSEL_24_25_MASK					(0x3 << 24)

/* Used by CM_MPU_MPU_CLKCTRL */
#define OMAP54XX_CLKSEL_ABE_DIV_MODE_SHIFT				26
#define OMAP54XX_CLKSEL_ABE_DIV_MODE_WIDTH				0x1
#define OMAP54XX_CLKSEL_ABE_DIV_MODE_MASK				(1 << 26)

/* Used by CM_ABE_AESS_CLKCTRL */
#define OMAP54XX_CLKSEL_AESS_FCLK_SHIFT					24
#define OMAP54XX_CLKSEL_AESS_FCLK_WIDTH					0x1
#define OMAP54XX_CLKSEL_AESS_FCLK_MASK					(1 << 24)

/* Used by CM_L3INIT_MMC1_CLKCTRL, CM_L3INIT_MMC2_CLKCTRL */
#define OMAP54XX_CLKSEL_DIV_SHIFT					25
#define OMAP54XX_CLKSEL_DIV_WIDTH					0x1
#define OMAP54XX_CLKSEL_DIV_MASK					(1 << 25)

/* Used by CM_MPU_MPU_CLKCTRL */
#define OMAP54XX_CLKSEL_EMIF_DIV_MODE_SHIFT				24
#define OMAP54XX_CLKSEL_EMIF_DIV_MODE_WIDTH				0x2
#define OMAP54XX_CLKSEL_EMIF_DIV_MODE_MASK				(0x3 << 24)

/* Used by CM_CAM_FDIF_CLKCTRL */
#define OMAP54XX_CLKSEL_FCLK_SHIFT					24
#define OMAP54XX_CLKSEL_FCLK_WIDTH					0x1
#define OMAP54XX_CLKSEL_FCLK_MASK					(1 << 24)

/* Used by CM_GPU_GPU_CLKCTRL */
#define OMAP54XX_CLKSEL_GPU_CORE_GCLK_SHIFT				24
#define OMAP54XX_CLKSEL_GPU_CORE_GCLK_WIDTH				0x1
#define OMAP54XX_CLKSEL_GPU_CORE_GCLK_MASK				(1 << 24)

/* Used by CM_GPU_GPU_CLKCTRL */
#define OMAP54XX_CLKSEL_GPU_HYD_GCLK_SHIFT				25
#define OMAP54XX_CLKSEL_GPU_HYD_GCLK_WIDTH				0x1
#define OMAP54XX_CLKSEL_GPU_HYD_GCLK_MASK				(1 << 25)

/* Used by CM_GPU_GPU_CLKCTRL */
#define OMAP54XX_CLKSEL_GPU_SYS_CLK_SHIFT				26
#define OMAP54XX_CLKSEL_GPU_SYS_CLK_WIDTH				0x1
#define OMAP54XX_CLKSEL_GPU_SYS_CLK_MASK				(1 << 26)

/*
 * Used by CM_ABE_DMIC_CLKCTRL, CM_ABE_MCASP_CLKCTRL, CM_ABE_MCBSP1_CLKCTRL,
 * CM_ABE_MCBSP2_CLKCTRL, CM_ABE_MCBSP3_CLKCTRL
 */
#define OMAP54XX_CLKSEL_INTERNAL_SOURCE_SHIFT				26
#define OMAP54XX_CLKSEL_INTERNAL_SOURCE_WIDTH				0x2
#define OMAP54XX_CLKSEL_INTERNAL_SOURCE_MASK				(0x3 << 26)

/* Used by CM_CLKSEL_CORE */
#define OMAP54XX_CLKSEL_L3_SHIFT					4
#define OMAP54XX_CLKSEL_L3_WIDTH					0x1
#define OMAP54XX_CLKSEL_L3_MASK						(1 << 4)

/* Renamed from CLKSEL_L3 Used by CM_SHADOW_FREQ_CONFIG2 */
#define OMAP54XX_CLKSEL_L3_1_1_SHIFT					1
#define OMAP54XX_CLKSEL_L3_1_1_WIDTH					0x1
#define OMAP54XX_CLKSEL_L3_1_1_MASK					(1 << 1)

/* Used by CM_CLKSEL_CORE */
#define OMAP54XX_CLKSEL_L4_SHIFT					8
#define OMAP54XX_CLKSEL_L4_WIDTH					0x1
#define OMAP54XX_CLKSEL_L4_MASK						(1 << 8)

/* Used by CM_EMIF_EMIF1_CLKCTRL */
#define OMAP54XX_CLKSEL_LL_SHIFT					24
#define OMAP54XX_CLKSEL_LL_WIDTH					0x1
#define OMAP54XX_CLKSEL_LL_MASK						(1 << 24)

/* Used by CM_CLKSEL_ABE */
#define OMAP54XX_CLKSEL_OPP_SHIFT					0
#define OMAP54XX_CLKSEL_OPP_WIDTH					0x2
#define OMAP54XX_CLKSEL_OPP_MASK					(0x3 << 0)

/* Renamed from CLKSEL_OPP Used by CM_L3INIT_UNIPRO2_CLKCTRL */
#define OMAP54XX_CLKSEL_OPP_24_24_SHIFT					24
#define OMAP54XX_CLKSEL_OPP_24_24_WIDTH					0x1
#define OMAP54XX_CLKSEL_OPP_24_24_MASK					(1 << 24)

/*
 * Used by CM_ABE_DMIC_CLKCTRL, CM_ABE_MCASP_CLKCTRL, CM_ABE_MCBSP1_CLKCTRL,
 * CM_ABE_MCBSP2_CLKCTRL, CM_ABE_MCBSP3_CLKCTRL
 */
#define OMAP54XX_CLKSEL_SOURCE_SHIFT					24
#define OMAP54XX_CLKSEL_SOURCE_WIDTH					0x2
#define OMAP54XX_CLKSEL_SOURCE_MASK					(0x3 << 24)

/*
 * Renamed from CLKSEL_SOURCE Used by CM_L3INIT_MMC1_CLKCTRL,
 * CM_L3INIT_MMC2_CLKCTRL
 */
#define OMAP54XX_CLKSEL_SOURCE_L3INIT_MMC1_SHIFT			24
#define OMAP54XX_CLKSEL_SOURCE_L3INIT_MMC1_WIDTH			0x1
#define OMAP54XX_CLKSEL_SOURCE_L3INIT_MMC1_MASK				(1 << 24)

/* Used by CM_L3INIT_USB_HOST_HS_CLKCTRL */
#define OMAP54XX_CLKSEL_UTMI_P1_SHIFT					24
#define OMAP54XX_CLKSEL_UTMI_P1_WIDTH					0x1
#define OMAP54XX_CLKSEL_UTMI_P1_MASK					(1 << 24)

/* Used by CM_L3INIT_USB_HOST_HS_CLKCTRL */
#define OMAP54XX_CLKSEL_UTMI_P2_SHIFT					25
#define OMAP54XX_CLKSEL_UTMI_P2_WIDTH					0x1
#define OMAP54XX_CLKSEL_UTMI_P2_MASK					(1 << 25)

/*
 * Used by CM_DIV_H11_DPLL_CORE, CM_DIV_H11_DPLL_IVA, CM_DIV_H11_DPLL_PER,
 * CM_DIV_H12_DPLL_CORE, CM_DIV_H12_DPLL_IVA, CM_DIV_H12_DPLL_PER,
 * CM_DIV_H13_DPLL_CORE, CM_DIV_H13_DPLL_PER, CM_DIV_H14_DPLL_CORE,
 * CM_DIV_H14_DPLL_PER, CM_DIV_H21_DPLL_CORE, CM_DIV_H22_DPLL_CORE,
 * CM_DIV_H23_DPLL_CORE, CM_DIV_H24_DPLL_CORE, CM_DIV_M2_DPLL_ABE,
 * CM_DIV_M2_DPLL_CORE, CM_DIV_M2_DPLL_MPU, CM_DIV_M2_DPLL_PER,
 * CM_DIV_M2_DPLL_UNIPRO1, CM_DIV_M2_DPLL_UNIPRO2, CM_DIV_M2_DPLL_USB,
 * CM_DIV_M3_DPLL_ABE, CM_DIV_M3_DPLL_CORE, CM_DIV_M3_DPLL_PER
 */
#define OMAP54XX_CLKST_SHIFT						9
#define OMAP54XX_CLKST_WIDTH						0x1
#define OMAP54XX_CLKST_MASK						(1 << 9)

/*
 * Used by CM_ABE_CLKSTCTRL, CM_C2C_CLKSTCTRL, CM_CAM_CLKSTCTRL,
 * CM_COREAON_CLKSTCTRL, CM_CUSTEFUSE_CLKSTCTRL, CM_DMA_CLKSTCTRL,
 * CM_DSP_CLKSTCTRL, CM_DSS_CLKSTCTRL, CM_EMIF_CLKSTCTRL, CM_EMU_CLKSTCTRL,
 * CM_GPU_CLKSTCTRL, CM_IPU_CLKSTCTRL, CM_IVA_CLKSTCTRL, CM_L3INIT_CLKSTCTRL,
 * CM_L3INSTR_CLKSTCTRL, CM_L3MAIN1_CLKSTCTRL, CM_L3MAIN2_CLKSTCTRL,
 * CM_L4CFG_CLKSTCTRL, CM_L4PER_CLKSTCTRL, CM_L4SEC_CLKSTCTRL,
 * CM_MIPIEXT_CLKSTCTRL, CM_MPU_CLKSTCTRL, CM_WKUPAON_CLKSTCTRL
 */
#define OMAP54XX_CLKTRCTRL_SHIFT					0
#define OMAP54XX_CLKTRCTRL_WIDTH					0x2
#define OMAP54XX_CLKTRCTRL_MASK						(0x3 << 0)

/* Used by CM_DIV_M2_DPLL_ABE, CM_DIV_M2_DPLL_PER */
#define OMAP54XX_CLKX2ST_SHIFT						11
#define OMAP54XX_CLKX2ST_WIDTH						0x1
#define OMAP54XX_CLKX2ST_MASK						(1 << 11)

/* Used by CM_L4CFG_DYNAMICDEP */
#define OMAP54XX_COREAON_DYNDEP_SHIFT					16
#define OMAP54XX_COREAON_DYNDEP_WIDTH					0x1
#define OMAP54XX_COREAON_DYNDEP_MASK					(1 << 16)

/* Used by CM_DSP_STATICDEP, CM_IPU_STATICDEP, CM_MPU_STATICDEP */
#define OMAP54XX_COREAON_STATDEP_SHIFT					16
#define OMAP54XX_COREAON_STATDEP_WIDTH					0x1
#define OMAP54XX_COREAON_STATDEP_MASK					(1 << 16)

/* Used by CM_L4CFG_DYNAMICDEP */
#define OMAP54XX_CUSTEFUSE_DYNDEP_SHIFT					17
#define OMAP54XX_CUSTEFUSE_DYNDEP_WIDTH					0x1
#define OMAP54XX_CUSTEFUSE_DYNDEP_MASK					(1 << 17)

/* Used by CM_DSP_STATICDEP, CM_IPU_STATICDEP, CM_MPU_STATICDEP */
#define OMAP54XX_CUSTEFUSE_STATDEP_SHIFT				17
#define OMAP54XX_CUSTEFUSE_STATDEP_WIDTH				0x1
#define OMAP54XX_CUSTEFUSE_STATDEP_MASK					(1 << 17)

/* Used by REVISION_CM_CORE, REVISION_CM_CORE_AON */
#define OMAP54XX_CUSTOM_SHIFT						6
#define OMAP54XX_CUSTOM_WIDTH						0x2
#define OMAP54XX_CUSTOM_MASK						(0x3 << 6)

/*
 * Used by CM_CLKSEL_DPLL_ABE, CM_CLKSEL_DPLL_CORE, CM_CLKSEL_DPLL_IVA,
 * CM_CLKSEL_DPLL_MPU, CM_CLKSEL_DPLL_PER, CM_CLKSEL_DPLL_UNIPRO1,
 * CM_CLKSEL_DPLL_UNIPRO2, CM_CLKSEL_DPLL_USB
 */
#define OMAP54XX_DCC_EN_SHIFT						22
#define OMAP54XX_DCC_EN_WIDTH						0x1
#define OMAP54XX_DCC_EN_MASK						(1 << 22)

/*
 * Used by CM_CORE_AON_DEBUG_CM_CORE_AON_FD_TRANS,
 * CM_CORE_AON_DEBUG_DSS_FD_TRANS, CM_CORE_AON_DEBUG_EMIF_FD_TRANS,
 * CM_CORE_AON_DEBUG_L4SEC_FD_TRANS
 */
#define OMAP54XX_CM_DEBUG_OUT_SHIFT					0
#define OMAP54XX_CM_DEBUG_OUT_WIDTH					0xd
#define OMAP54XX_CM_DEBUG_OUT_MASK					(0x1fff << 0)

/*
 * Renamed from DEBUG_OUT Used by CM_CORE_AON_DEBUG_ABE_FD_TRANS,
 * CM_CORE_AON_DEBUG_L3INIT_FD_TRANS, CM_CORE_AON_DEBUG_L4PER_FD_TRANS
 */
#define OMAP54XX_DEBUG_OUT_0_31_SHIFT					0
#define OMAP54XX_DEBUG_OUT_0_31_WIDTH					0x20
#define OMAP54XX_DEBUG_OUT_0_31_MASK					(0xffffffff << 0)

/*
 * Renamed from DEBUG_OUT Used by CM_CORE_AON_DEBUG_C2C_FD_TRANS,
 * CM_CORE_AON_DEBUG_COREAON_FD_TRANS, CM_CORE_AON_DEBUG_L4CFG_FD_TRANS
 */
#define OMAP54XX_DEBUG_OUT_0_8_SHIFT					0
#define OMAP54XX_DEBUG_OUT_0_8_WIDTH					0x9
#define OMAP54XX_DEBUG_OUT_0_8_MASK					(0x1ff << 0)

/*
 * Renamed from DEBUG_OUT Used by CM_CORE_AON_DEBUG_CUSTEFUSE_FD_TRANS,
 * CM_CORE_AON_DEBUG_DMA_FD_TRANS, CM_CORE_AON_DEBUG_L3MAIN1_FD_TRANS
 */
#define OMAP54XX_DEBUG_OUT_0_4_SHIFT					0
#define OMAP54XX_DEBUG_OUT_0_4_WIDTH					0x5
#define OMAP54XX_DEBUG_OUT_0_4_MASK					(0x1f << 0)

/*
 * Renamed from DEBUG_OUT Used by CM_CORE_AON_DEBUG_DSP_FD_TRANS,
 * CM_CORE_AON_DEBUG_IPU_FD_TRANS, CM_CORE_AON_DEBUG_MPU_FD_TRANS
 */
#define OMAP54XX_DEBUG_OUT_0_5_SHIFT					0
#define OMAP54XX_DEBUG_OUT_0_5_WIDTH					0x6
#define OMAP54XX_DEBUG_OUT_0_5_MASK					(0x3f << 0)

/*
 * Renamed from DEBUG_OUT Used by CM_CORE_AON_DEBUG_CAM_FD_TRANS,
 * CM_CORE_AON_DEBUG_MIPIEXT_FD_TRANS
 */
#define OMAP54XX_DEBUG_OUT_0_10_SHIFT					0
#define OMAP54XX_DEBUG_OUT_0_10_WIDTH					0xb
#define OMAP54XX_DEBUG_OUT_0_10_MASK					(0x7ff << 0)

/*
 * Renamed from DEBUG_OUT Used by CM_CORE_AON_DEBUG_IVA_FD_TRANS,
 * CM_CORE_AON_DEBUG_L3MAIN2_FD_TRANS
 */
#define OMAP54XX_DEBUG_OUT_0_6_SHIFT					0
#define OMAP54XX_DEBUG_OUT_0_6_WIDTH					0x7
#define OMAP54XX_DEBUG_OUT_0_6_MASK					(0x7f << 0)

/* Renamed from DEBUG_OUT Used by CM_CORE_AON_DEBUG_ABE_FD_TRANS2 */
#define OMAP54XX_DEBUG_OUT_0_19_SHIFT					0
#define OMAP54XX_DEBUG_OUT_0_19_WIDTH					0x14
#define OMAP54XX_DEBUG_OUT_0_19_MASK					(0xfffff << 0)

/* Renamed from DEBUG_OUT Used by CM_CORE_AON_DEBUG_GPU_FD_TRANS */
#define OMAP54XX_DEBUG_OUT_0_9_SHIFT					0
#define OMAP54XX_DEBUG_OUT_0_9_WIDTH					0xa
#define OMAP54XX_DEBUG_OUT_0_9_MASK					(0x3ff << 0)

/* Renamed from DEBUG_OUT Used by CM_CORE_AON_DEBUG_L3INIT_FD_TRANS2 */
#define OMAP54XX_DEBUG_OUT_0_26_SHIFT					0
#define OMAP54XX_DEBUG_OUT_0_26_WIDTH					0x1b
#define OMAP54XX_DEBUG_OUT_0_26_MASK					(0x7ffffff << 0)

/* Renamed from DEBUG_OUT Used by CM_CORE_AON_DEBUG_L3INSTR_FD_TRANS */
#define OMAP54XX_DEBUG_OUT_0_13_SHIFT					0
#define OMAP54XX_DEBUG_OUT_0_13_WIDTH					0xe
#define OMAP54XX_DEBUG_OUT_0_13_MASK					(0x3fff << 0)

/* Renamed from DEBUG_OUT Used by CM_CORE_AON_DEBUG_L4PER_FD_TRANS2 */
#define OMAP54XX_DEBUG_OUT_0_21_SHIFT					0
#define OMAP54XX_DEBUG_OUT_0_21_WIDTH					0x16
#define OMAP54XX_DEBUG_OUT_0_21_MASK					(0x3fffff << 0)

/*
 * Used by CM_SSC_DELTAMSTEP_DPLL_ABE, CM_SSC_DELTAMSTEP_DPLL_CORE,
 * CM_SSC_DELTAMSTEP_DPLL_IVA, CM_SSC_DELTAMSTEP_DPLL_MPU,
 * CM_SSC_DELTAMSTEP_DPLL_PER
 */
#define OMAP54XX_DELTAMSTEP_SHIFT					0
#define OMAP54XX_DELTAMSTEP_WIDTH					0x14
#define OMAP54XX_DELTAMSTEP_MASK					(0xfffff << 0)

/*
 * Renamed from DELTAMSTEP Used by CM_SSC_DELTAMSTEP_DPLL_UNIPRO1,
 * CM_SSC_DELTAMSTEP_DPLL_UNIPRO2, CM_SSC_DELTAMSTEP_DPLL_USB
 */
#define OMAP54XX_DELTAMSTEP_0_20_SHIFT					0
#define OMAP54XX_DELTAMSTEP_0_20_WIDTH					0x15
#define OMAP54XX_DELTAMSTEP_0_20_MASK					(0x1fffff << 0)

/*
 * Used by CM_DIV_H11_DPLL_CORE, CM_DIV_H11_DPLL_IVA, CM_DIV_H11_DPLL_PER,
 * CM_DIV_H12_DPLL_CORE, CM_DIV_H12_DPLL_IVA, CM_DIV_H12_DPLL_PER,
 * CM_DIV_H13_DPLL_CORE, CM_DIV_H13_DPLL_PER, CM_DIV_H14_DPLL_CORE,
 * CM_DIV_H14_DPLL_PER, CM_DIV_H21_DPLL_CORE, CM_DIV_H22_DPLL_CORE,
 * CM_DIV_H23_DPLL_CORE, CM_DIV_H24_DPLL_CORE
 */
#define OMAP54XX_DIVHS_SHIFT						0
#define OMAP54XX_DIVHS_WIDTH						0x6
#define OMAP54XX_DIVHS_MASK						(0x3f << 0)

/*
 * Renamed from DIVHS Used by CM_DIV_M2_DPLL_ABE, CM_DIV_M2_DPLL_CORE,
 * CM_DIV_M2_DPLL_MPU, CM_DIV_M2_DPLL_PER, CM_DIV_M3_DPLL_ABE,
 * CM_DIV_M3_DPLL_CORE, CM_DIV_M3_DPLL_PER
 */
#define OMAP54XX_DIVHS_0_4_SHIFT					0
#define OMAP54XX_DIVHS_0_4_WIDTH					0x5
#define OMAP54XX_DIVHS_0_4_MASK						(0x1f << 0)

/*
 * Renamed from DIVHS Used by CM_DIV_M2_DPLL_UNIPRO1, CM_DIV_M2_DPLL_UNIPRO2,
 * CM_DIV_M2_DPLL_USB
 */
#define OMAP54XX_DIVHS_0_6_SHIFT					0
#define OMAP54XX_DIVHS_0_6_WIDTH					0x7
#define OMAP54XX_DIVHS_0_6_MASK						(0x7f << 0)

/* Used by CM_DLL_CTRL */
#define OMAP54XX_DLL_OVERRIDE_SHIFT					0
#define OMAP54XX_DLL_OVERRIDE_WIDTH					0x1
#define OMAP54XX_DLL_OVERRIDE_MASK					(1 << 0)

/* Renamed from DLL_OVERRIDE Used by CM_SHADOW_FREQ_CONFIG1 */
#define OMAP54XX_DLL_OVERRIDE_2_2_SHIFT					2
#define OMAP54XX_DLL_OVERRIDE_2_2_WIDTH					0x1
#define OMAP54XX_DLL_OVERRIDE_2_2_MASK					(1 << 2)

/* Used by CM_SHADOW_FREQ_CONFIG1 */
#define OMAP54XX_DLL_RESET_SHIFT					3
#define OMAP54XX_DLL_RESET_WIDTH					0x1
#define OMAP54XX_DLL_RESET_MASK						(1 << 3)

/*
 * Used by CM_CLKSEL_DPLL_ABE, CM_CLKSEL_DPLL_CORE, CM_CLKSEL_DPLL_IVA,
 * CM_CLKSEL_DPLL_MPU, CM_CLKSEL_DPLL_PER, CM_CLKSEL_DPLL_UNIPRO1,
 * CM_CLKSEL_DPLL_UNIPRO2, CM_CLKSEL_DPLL_USB
 */
#define OMAP54XX_DPLL_BYP_CLKSEL_SHIFT					23
#define OMAP54XX_DPLL_BYP_CLKSEL_WIDTH					0x1
#define OMAP54XX_DPLL_BYP_CLKSEL_MASK					(1 << 23)

/* Used by CM_CLKSEL_DPLL_CORE */
#define OMAP54XX_DPLL_CLKOUTHIF_CLKSEL_SHIFT				20
#define OMAP54XX_DPLL_CLKOUTHIF_CLKSEL_WIDTH				0x1
#define OMAP54XX_DPLL_CLKOUTHIF_CLKSEL_MASK				(1 << 20)

/* Used by CM_SHADOW_FREQ_CONFIG1 */
#define OMAP54XX_DPLL_CORE_DPLL_EN_SHIFT				8
#define OMAP54XX_DPLL_CORE_DPLL_EN_WIDTH				0x3
#define OMAP54XX_DPLL_CORE_DPLL_EN_MASK					(0x7 << 8)

/* Used by CM_SHADOW_FREQ_CONFIG2 */
#define OMAP54XX_DPLL_CORE_H12_DIV_SHIFT				2
#define OMAP54XX_DPLL_CORE_H12_DIV_WIDTH				0x6
#define OMAP54XX_DPLL_CORE_H12_DIV_MASK					(0x3f << 2)

/* Used by CM_SHADOW_FREQ_CONFIG1 */
#define OMAP54XX_DPLL_CORE_M2_DIV_SHIFT					11
#define OMAP54XX_DPLL_CORE_M2_DIV_WIDTH					0x5
#define OMAP54XX_DPLL_CORE_M2_DIV_MASK					(0x1f << 11)

/*
 * Used by CM_CLKSEL_DPLL_ABE, CM_CLKSEL_DPLL_CORE, CM_CLKSEL_DPLL_IVA,
 * CM_CLKSEL_DPLL_MPU, CM_CLKSEL_DPLL_PER
 */
#define OMAP54XX_DPLL_DIV_SHIFT						0
#define OMAP54XX_DPLL_DIV_WIDTH						0x7
#define OMAP54XX_DPLL_DIV_MASK						(0x7f << 0)

/*
 * Renamed from DPLL_DIV Used by CM_CLKSEL_DPLL_UNIPRO1,
 * CM_CLKSEL_DPLL_UNIPRO2, CM_CLKSEL_DPLL_USB
 */
#define OMAP54XX_DPLL_DIV_0_7_SHIFT					0
#define OMAP54XX_DPLL_DIV_0_7_WIDTH					0x8
#define OMAP54XX_DPLL_DIV_0_7_MASK					(0xff << 0)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_IVA,
 * CM_CLKMODE_DPLL_MPU, CM_CLKMODE_DPLL_PER
 */
#define OMAP54XX_DPLL_DRIFTGUARD_EN_SHIFT				8
#define OMAP54XX_DPLL_DRIFTGUARD_EN_WIDTH				0x1
#define OMAP54XX_DPLL_DRIFTGUARD_EN_MASK				(1 << 8)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_IVA,
 * CM_CLKMODE_DPLL_MPU, CM_CLKMODE_DPLL_PER, CM_CLKMODE_DPLL_UNIPRO1,
 * CM_CLKMODE_DPLL_UNIPRO2, CM_CLKMODE_DPLL_USB
 */
#define OMAP54XX_DPLL_EN_SHIFT						0
#define OMAP54XX_DPLL_EN_WIDTH						0x3
#define OMAP54XX_DPLL_EN_MASK						(0x7 << 0)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_IVA,
 * CM_CLKMODE_DPLL_MPU, CM_CLKMODE_DPLL_PER
 */
#define OMAP54XX_DPLL_LPMODE_EN_SHIFT					10
#define OMAP54XX_DPLL_LPMODE_EN_WIDTH					0x1
#define OMAP54XX_DPLL_LPMODE_EN_MASK					(1 << 10)

/*
 * Used by CM_CLKSEL_DPLL_ABE, CM_CLKSEL_DPLL_CORE, CM_CLKSEL_DPLL_IVA,
 * CM_CLKSEL_DPLL_MPU, CM_CLKSEL_DPLL_PER
 */
#define OMAP54XX_DPLL_MULT_SHIFT					8
#define OMAP54XX_DPLL_MULT_WIDTH					0xb
#define OMAP54XX_DPLL_MULT_MASK						(0x7ff << 8)

/*
 * Renamed from DPLL_MULT Used by CM_CLKSEL_DPLL_UNIPRO1,
 * CM_CLKSEL_DPLL_UNIPRO2, CM_CLKSEL_DPLL_USB
 */
#define OMAP54XX_DPLL_MULT_UNIPRO1_SHIFT				8
#define OMAP54XX_DPLL_MULT_UNIPRO1_WIDTH				0xc
#define OMAP54XX_DPLL_MULT_UNIPRO1_MASK					(0xfff << 8)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_IVA,
 * CM_CLKMODE_DPLL_MPU, CM_CLKMODE_DPLL_PER
 */
#define OMAP54XX_DPLL_REGM4XEN_SHIFT					11
#define OMAP54XX_DPLL_REGM4XEN_WIDTH					0x1
#define OMAP54XX_DPLL_REGM4XEN_MASK					(1 << 11)

/* Used by CM_CLKSEL_DPLL_UNIPRO1, CM_CLKSEL_DPLL_UNIPRO2, CM_CLKSEL_DPLL_USB */
#define OMAP54XX_DPLL_SD_DIV_SHIFT					24
#define OMAP54XX_DPLL_SD_DIV_WIDTH					0x8
#define OMAP54XX_DPLL_SD_DIV_MASK					(0xff << 24)

/* Used by CM_CLKSEL_DPLL_UNIPRO1, CM_CLKSEL_DPLL_UNIPRO2, CM_CLKSEL_DPLL_USB */
#define OMAP54XX_DPLL_SELFREQDCO_SHIFT					21
#define OMAP54XX_DPLL_SELFREQDCO_WIDTH					0x1
#define OMAP54XX_DPLL_SELFREQDCO_MASK					(1 << 21)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_IVA,
 * CM_CLKMODE_DPLL_MPU, CM_CLKMODE_DPLL_PER, CM_CLKMODE_DPLL_UNIPRO1,
 * CM_CLKMODE_DPLL_UNIPRO2, CM_CLKMODE_DPLL_USB
 */
#define OMAP54XX_DPLL_SSC_ACK_SHIFT					13
#define OMAP54XX_DPLL_SSC_ACK_WIDTH					0x1
#define OMAP54XX_DPLL_SSC_ACK_MASK					(1 << 13)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_IVA,
 * CM_CLKMODE_DPLL_MPU, CM_CLKMODE_DPLL_PER, CM_CLKMODE_DPLL_UNIPRO1,
 * CM_CLKMODE_DPLL_UNIPRO2, CM_CLKMODE_DPLL_USB
 */
#define OMAP54XX_DPLL_SSC_DOWNSPREAD_SHIFT				14
#define OMAP54XX_DPLL_SSC_DOWNSPREAD_WIDTH				0x1
#define OMAP54XX_DPLL_SSC_DOWNSPREAD_MASK				(1 << 14)

/*
 * Used by CM_CLKMODE_DPLL_ABE, CM_CLKMODE_DPLL_CORE, CM_CLKMODE_DPLL_IVA,
 * CM_CLKMODE_DPLL_MPU, CM_CLKMODE_DPLL_PER, CM_CLKMODE_DPLL_UNIPRO1,
 * CM_CLKMODE_DPLL_UNIPRO2, CM_CLKMODE_DPLL_USB
 */
#define OMAP54XX_DPLL_SSC_EN_SHIFT					12
#define OMAP54XX_DPLL_SSC_EN_WIDTH					0x1
#define OMAP54XX_DPLL_SSC_EN_MASK					(1 << 12)

/* Used by CM_L4CFG_DYNAMICDEP */
#define OMAP54XX_DSP_DYNDEP_SHIFT					1
#define OMAP54XX_DSP_DYNDEP_WIDTH					0x1
#define OMAP54XX_DSP_DYNDEP_MASK					(1 << 1)

/* Used by CM_IPU_STATICDEP, CM_MPU_STATICDEP */
#define OMAP54XX_DSP_STATDEP_SHIFT					1
#define OMAP54XX_DSP_STATDEP_WIDTH					0x1
#define OMAP54XX_DSP_STATDEP_MASK					(1 << 1)

/* Used by CM_L3MAIN2_DYNAMICDEP, CM_L4PER_DYNAMICDEP */
#define OMAP54XX_DSS_DYNDEP_SHIFT					8
#define OMAP54XX_DSS_DYNDEP_WIDTH					0x1
#define OMAP54XX_DSS_DYNDEP_MASK					(1 << 8)

/* Used by CM_DMA_STATICDEP, CM_IPU_STATICDEP, CM_MPU_STATICDEP */
#define OMAP54XX_DSS_STATDEP_SHIFT					8
#define OMAP54XX_DSS_STATDEP_WIDTH					0x1
#define OMAP54XX_DSS_STATDEP_MASK					(1 << 8)

/*
 * Used by CM_C2C_DYNAMICDEP, CM_L3MAIN1_DYNAMICDEP, CM_L4CFG_DYNAMICDEP,
 * CM_MIPIEXT_DYNAMICDEP, CM_MPU_DYNAMICDEP
 */
#define OMAP54XX_EMIF_DYNDEP_SHIFT					4
#define OMAP54XX_EMIF_DYNDEP_WIDTH					0x1
#define OMAP54XX_EMIF_DYNDEP_MASK					(1 << 4)

/*
 * Used by CM_C2C_STATICDEP, CM_CAM_STATICDEP, CM_DMA_STATICDEP,
 * CM_DSP_STATICDEP, CM_DSS_STATICDEP, CM_GPU_STATICDEP, CM_IPU_STATICDEP,
 * CM_IVA_STATICDEP, CM_L3INIT_STATICDEP, CM_L4SEC_STATICDEP,
 * CM_MIPIEXT_STATICDEP, CM_MPU_STATICDEP
 */
#define OMAP54XX_EMIF_STATDEP_SHIFT					4
#define OMAP54XX_EMIF_STATDEP_WIDTH					0x1
#define OMAP54XX_EMIF_STATDEP_MASK					(1 << 4)

/* Used by CM_SHADOW_FREQ_CONFIG1 */
#define OMAP54XX_FREQ_UPDATE_SHIFT					0
#define OMAP54XX_FREQ_UPDATE_WIDTH					0x1
#define OMAP54XX_FREQ_UPDATE_MASK					(1 << 0)

/* Used by REVISION_CM_CORE, REVISION_CM_CORE_AON */
#define OMAP54XX_FUNC_SHIFT						16
#define OMAP54XX_FUNC_WIDTH						0xc
#define OMAP54XX_FUNC_MASK						(0xfff << 16)

/* Used by CM_SHADOW_FREQ_CONFIG2 */
#define OMAP54XX_GPMC_FREQ_UPDATE_SHIFT					0
#define OMAP54XX_GPMC_FREQ_UPDATE_WIDTH					0x1
#define OMAP54XX_GPMC_FREQ_UPDATE_MASK					(1 << 0)

/* Used by CM_L3MAIN2_DYNAMICDEP */
#define OMAP54XX_GPU_DYNDEP_SHIFT					10
#define OMAP54XX_GPU_DYNDEP_WIDTH					0x1
#define OMAP54XX_GPU_DYNDEP_MASK					(1 << 10)

/* Used by CM_IPU_STATICDEP, CM_MPU_STATICDEP */
#define OMAP54XX_GPU_STATDEP_SHIFT					10
#define OMAP54XX_GPU_STATDEP_WIDTH					0x1
#define OMAP54XX_GPU_STATDEP_MASK					(1 << 10)

/*
 * Used by CM_ABE_AESS_CLKCTRL, CM_ABE_DMIC_CLKCTRL, CM_ABE_L4_ABE_CLKCTRL,
 * CM_ABE_MCASP_CLKCTRL, CM_ABE_MCBSP1_CLKCTRL, CM_ABE_MCBSP2_CLKCTRL,
 * CM_ABE_MCBSP3_CLKCTRL, CM_ABE_MCPDM_CLKCTRL, CM_ABE_SLIMBUS1_CLKCTRL,
 * CM_ABE_TIMER5_CLKCTRL, CM_ABE_TIMER6_CLKCTRL, CM_ABE_TIMER7_CLKCTRL,
 * CM_ABE_TIMER8_CLKCTRL, CM_ABE_WD_TIMER3_CLKCTRL, CM_C2C_C2C_CLKCTRL,
 * CM_C2C_C2C_OCP_FW_CLKCTRL, CM_C2C_MODEM_ICR_CLKCTRL, CM_CAM_CAL_CLKCTRL,
 * CM_CAM_FDIF_CLKCTRL, CM_CAM_ISS_CLKCTRL, CM_CM_CORE_AON_PROFILING_CLKCTRL,
 * CM_CM_CORE_PROFILING_CLKCTRL, CM_COREAON_SMARTREFLEX_CORE_CLKCTRL,
 * CM_COREAON_SMARTREFLEX_MM_CLKCTRL, CM_COREAON_SMARTREFLEX_MPU_CLKCTRL,
 * CM_CUSTEFUSE_EFUSE_CTRL_CUST_CLKCTRL, CM_DMA_DMA_SYSTEM_CLKCTRL,
 * CM_DSP_DSP_CLKCTRL, CM_DSS_BB2D_CLKCTRL, CM_DSS_DSS_CLKCTRL,
 * CM_EMIF_DMM_CLKCTRL, CM_EMIF_EMIF1_CLKCTRL, CM_EMIF_EMIF2_CLKCTRL,
 * CM_EMIF_EMIF_OCP_FW_CLKCTRL, CM_EMU_DEBUGSS_CLKCTRL,
 * CM_EMU_MPU_EMU_DBG_CLKCTRL, CM_GPU_GPU_CLKCTRL, CM_IPU_IPU_CLKCTRL,
 * CM_IVA_IVA_CLKCTRL, CM_IVA_SL2_CLKCTRL, CM_L3INIT_HSI_CLKCTRL,
 * CM_L3INIT_IEEE1500_2_OCP_CLKCTRL, CM_L3INIT_MMC1_CLKCTRL,
 * CM_L3INIT_MMC2_CLKCTRL, CM_L3INIT_MPHY_UNIPRO2_CLKCTRL,
 * CM_L3INIT_OCP2SCP1_CLKCTRL, CM_L3INIT_OCP2SCP3_CLKCTRL,
 * CM_L3INIT_SATA_CLKCTRL, CM_L3INIT_UNIPRO2_CLKCTRL,
 * CM_L3INIT_USB_HOST_HS_CLKCTRL, CM_L3INIT_USB_OTG_SS_CLKCTRL,
 * CM_L3INIT_USB_TLL_HS_CLKCTRL, CM_L3INSTR_CTRL_MODULE_BANDGAP_CLKCTRL,
 * CM_L3INSTR_DLL_AGING_CLKCTRL, CM_L3INSTR_L3_INSTR_CLKCTRL,
 * CM_L3INSTR_L3_MAIN_3_CLKCTRL, CM_L3INSTR_OCP_WP_NOC_CLKCTRL,
 * CM_L3MAIN1_L3_MAIN_1_CLKCTRL, CM_L3MAIN2_GPMC_CLKCTRL,
 * CM_L3MAIN2_L3_MAIN_2_CLKCTRL, CM_L3MAIN2_OCMC_RAM_CLKCTRL,
 * CM_L4CFG_L4_CFG_CLKCTRL, CM_L4CFG_MAILBOX_CLKCTRL,
 * CM_L4CFG_OCP2SCP2_CLKCTRL, CM_L4CFG_SAR_ROM_CLKCTRL,
 * CM_L4CFG_SPINLOCK_CLKCTRL, CM_L4PER_ELM_CLKCTRL, CM_L4PER_GPIO2_CLKCTRL,
 * CM_L4PER_GPIO3_CLKCTRL, CM_L4PER_GPIO4_CLKCTRL, CM_L4PER_GPIO5_CLKCTRL,
 * CM_L4PER_GPIO6_CLKCTRL, CM_L4PER_GPIO7_CLKCTRL, CM_L4PER_GPIO8_CLKCTRL,
 * CM_L4PER_HDQ1W_CLKCTRL, CM_L4PER_I2C1_CLKCTRL, CM_L4PER_I2C2_CLKCTRL,
 * CM_L4PER_I2C3_CLKCTRL, CM_L4PER_I2C4_CLKCTRL, CM_L4PER_I2C5_CLKCTRL,
 * CM_L4PER_L4_PER_CLKCTRL, CM_L4PER_MCSPI1_CLKCTRL, CM_L4PER_MCSPI2_CLKCTRL,
 * CM_L4PER_MCSPI3_CLKCTRL, CM_L4PER_MCSPI4_CLKCTRL, CM_L4PER_MMC3_CLKCTRL,
 * CM_L4PER_MMC4_CLKCTRL, CM_L4PER_MMC5_CLKCTRL, CM_L4PER_TIMER10_CLKCTRL,
 * CM_L4PER_TIMER11_CLKCTRL, CM_L4PER_TIMER2_CLKCTRL, CM_L4PER_TIMER3_CLKCTRL,
 * CM_L4PER_TIMER4_CLKCTRL, CM_L4PER_TIMER9_CLKCTRL, CM_L4PER_UART1_CLKCTRL,
 * CM_L4PER_UART2_CLKCTRL, CM_L4PER_UART3_CLKCTRL, CM_L4PER_UART4_CLKCTRL,
 * CM_L4PER_UART5_CLKCTRL, CM_L4PER_UART6_CLKCTRL, CM_L4SEC_AES1_CLKCTRL,
 * CM_L4SEC_AES2_CLKCTRL, CM_L4SEC_DES3DES_CLKCTRL,
 * CM_L4SEC_DMA_CRYPTO_CLKCTRL, CM_L4SEC_FPKA_CLKCTRL, CM_L4SEC_RNG_CLKCTRL,
 * CM_L4SEC_SHA2MD5_CLKCTRL, CM_MIPIEXT_LLI_CLKCTRL,
 * CM_MIPIEXT_LLI_OCP_FW_CLKCTRL, CM_MIPIEXT_MPHY_CLKCTRL, CM_MPU_MPU_CLKCTRL,
 * CM_MPU_MPU_MPU_DBG_CLKCTRL, CM_WKUPAON_COUNTER_32K_CLKCTRL,
 * CM_WKUPAON_GPIO1_CLKCTRL, CM_WKUPAON_KBD_CLKCTRL,
 * CM_WKUPAON_L4_WKUP_CLKCTRL, CM_WKUPAON_SAR_RAM_CLKCTRL,
 * CM_WKUPAON_TIMER12_CLKCTRL, CM_WKUPAON_TIMER1_CLKCTRL,
 * CM_WKUPAON_WD_TIMER1_CLKCTRL, CM_WKUPAON_WD_TIMER2_CLKCTRL
 */
#define OMAP54XX_IDLEST_SHIFT						16
#define OMAP54XX_IDLEST_WIDTH						0x2
#define OMAP54XX_IDLEST_MASK						(0x3 << 16)

/* Used by CM_L3MAIN2_DYNAMICDEP */
#define OMAP54XX_IPU_DYNDEP_SHIFT					0
#define OMAP54XX_IPU_DYNDEP_WIDTH					0x1
#define OMAP54XX_IPU_DYNDEP_MASK					(1 << 0)

/* Used by CM_DMA_STATICDEP, CM_MPU_STATICDEP */
#define OMAP54XX_IPU_STATDEP_SHIFT					0
#define OMAP54XX_IPU_STATDEP_WIDTH					0x1
#define OMAP54XX_IPU_STATDEP_MASK					(1 << 0)

/* Used by CM_DSP_DYNAMICDEP, CM_L3MAIN2_DYNAMICDEP */
#define OMAP54XX_IVA_DYNDEP_SHIFT					2
#define OMAP54XX_IVA_DYNDEP_WIDTH					0x1
#define OMAP54XX_IVA_DYNDEP_MASK					(1 << 2)

/*
 * Used by CM_C2C_STATICDEP, CM_CAM_STATICDEP, CM_DMA_STATICDEP,
 * CM_DSP_STATICDEP, CM_DSS_STATICDEP, CM_GPU_STATICDEP, CM_IPU_STATICDEP,
 * CM_L3INIT_STATICDEP, CM_MIPIEXT_STATICDEP, CM_MPU_STATICDEP
 */
#define OMAP54XX_IVA_STATDEP_SHIFT					2
#define OMAP54XX_IVA_STATDEP_WIDTH					0x1
#define OMAP54XX_IVA_STATDEP_MASK					(1 << 2)

/* Used by CM_L4CFG_DYNAMICDEP, CM_L4PER_DYNAMICDEP */
#define OMAP54XX_L3INIT_DYNDEP_SHIFT					7
#define OMAP54XX_L3INIT_DYNDEP_WIDTH					0x1
#define OMAP54XX_L3INIT_DYNDEP_MASK					(1 << 7)

/*
 * Used by CM_C2C_STATICDEP, CM_DMA_STATICDEP, CM_DSP_STATICDEP,
 * CM_IPU_STATICDEP, CM_MIPIEXT_STATICDEP, CM_MPU_STATICDEP
 */
#define OMAP54XX_L3INIT_STATDEP_SHIFT					7
#define OMAP54XX_L3INIT_STATDEP_WIDTH					0x1
#define OMAP54XX_L3INIT_STATDEP_MASK					(1 << 7)

/*
 * Used by CM_DSP_DYNAMICDEP, CM_DSS_DYNAMICDEP, CM_L3INIT_DYNAMICDEP,
 * CM_L3MAIN2_DYNAMICDEP, CM_L4CFG_DYNAMICDEP, CM_MPU_DYNAMICDEP
 */
#define OMAP54XX_L3MAIN1_DYNDEP_SHIFT					5
#define OMAP54XX_L3MAIN1_DYNDEP_WIDTH					0x1
#define OMAP54XX_L3MAIN1_DYNDEP_MASK					(1 << 5)

/*
 * Used by CM_C2C_STATICDEP, CM_CAM_STATICDEP, CM_DMA_STATICDEP,
 * CM_DSP_STATICDEP, CM_DSS_STATICDEP, CM_GPU_STATICDEP, CM_IPU_STATICDEP,
 * CM_IVA_STATICDEP, CM_L3INIT_STATICDEP, CM_L4SEC_STATICDEP,
 * CM_MIPIEXT_STATICDEP, CM_MPU_STATICDEP
 */
#define OMAP54XX_L3MAIN1_STATDEP_SHIFT					5
#define OMAP54XX_L3MAIN1_STATDEP_WIDTH					0x1
#define OMAP54XX_L3MAIN1_STATDEP_MASK					(1 << 5)

/*
 * Used by CM_C2C_DYNAMICDEP, CM_CAM_DYNAMICDEP, CM_DMA_DYNAMICDEP,
 * CM_DSS_DYNAMICDEP, CM_EMU_DYNAMICDEP, CM_GPU_DYNAMICDEP, CM_IPU_DYNAMICDEP,
 * CM_IVA_DYNAMICDEP, CM_L3INIT_DYNAMICDEP, CM_L3MAIN1_DYNAMICDEP,
 * CM_L4CFG_DYNAMICDEP, CM_L4SEC_DYNAMICDEP, CM_MIPIEXT_DYNAMICDEP
 */
#define OMAP54XX_L3MAIN2_DYNDEP_SHIFT					6
#define OMAP54XX_L3MAIN2_DYNDEP_WIDTH					0x1
#define OMAP54XX_L3MAIN2_DYNDEP_MASK					(1 << 6)

/*
 * Used by CM_C2C_STATICDEP, CM_CAM_STATICDEP, CM_DMA_STATICDEP,
 * CM_DSP_STATICDEP, CM_DSS_STATICDEP, CM_GPU_STATICDEP, CM_IPU_STATICDEP,
 * CM_IVA_STATICDEP, CM_L3INIT_STATICDEP, CM_L4SEC_STATICDEP,
 * CM_MIPIEXT_STATICDEP, CM_MPU_STATICDEP
 */
#define OMAP54XX_L3MAIN2_STATDEP_SHIFT					6
#define OMAP54XX_L3MAIN2_STATDEP_WIDTH					0x1
#define OMAP54XX_L3MAIN2_STATDEP_MASK					(1 << 6)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define OMAP54XX_L4CFG_DYNDEP_SHIFT					12
#define OMAP54XX_L4CFG_DYNDEP_WIDTH					0x1
#define OMAP54XX_L4CFG_DYNDEP_MASK					(1 << 12)

/*
 * Used by CM_C2C_STATICDEP, CM_DMA_STATICDEP, CM_DSP_STATICDEP,
 * CM_IPU_STATICDEP, CM_L3INIT_STATICDEP, CM_MIPIEXT_STATICDEP, CM_MPU_STATICDEP
 */
#define OMAP54XX_L4CFG_STATDEP_SHIFT					12
#define OMAP54XX_L4CFG_STATDEP_WIDTH					0x1
#define OMAP54XX_L4CFG_STATDEP_MASK					(1 << 12)

/* Used by CM_L3MAIN2_DYNAMICDEP */
#define OMAP54XX_L4PER_DYNDEP_SHIFT					13
#define OMAP54XX_L4PER_DYNDEP_WIDTH					0x1
#define OMAP54XX_L4PER_DYNDEP_MASK					(1 << 13)

/*
 * Used by CM_C2C_STATICDEP, CM_DMA_STATICDEP, CM_DSP_STATICDEP,
 * CM_IPU_STATICDEP, CM_L3INIT_STATICDEP, CM_L4SEC_STATICDEP,
 * CM_MIPIEXT_STATICDEP, CM_MPU_STATICDEP
 */
#define OMAP54XX_L4PER_STATDEP_SHIFT					13
#define OMAP54XX_L4PER_STATDEP_WIDTH					0x1
#define OMAP54XX_L4PER_STATDEP_MASK					(1 << 13)

/* Used by CM_L3MAIN2_DYNAMICDEP, CM_L4PER_DYNAMICDEP */
#define OMAP54XX_L4SEC_DYNDEP_SHIFT					14
#define OMAP54XX_L4SEC_DYNDEP_WIDTH					0x1
#define OMAP54XX_L4SEC_DYNDEP_MASK					(1 << 14)

/*
 * Used by CM_DMA_STATICDEP, CM_IPU_STATICDEP, CM_L3INIT_STATICDEP,
 * CM_MPU_STATICDEP
 */
#define OMAP54XX_L4SEC_STATDEP_SHIFT					14
#define OMAP54XX_L4SEC_STATDEP_WIDTH					0x1
#define OMAP54XX_L4SEC_STATDEP_MASK					(1 << 14)

/* Used by CM_L3MAIN2_DYNAMICDEP, CM_L4CFG_DYNAMICDEP */
#define OMAP54XX_MIPIEXT_DYNDEP_SHIFT					21
#define OMAP54XX_MIPIEXT_DYNDEP_WIDTH					0x1
#define OMAP54XX_MIPIEXT_DYNDEP_MASK					(1 << 21)

/* Used by CM_MPU_STATICDEP */
#define OMAP54XX_MIPIEXT_STATDEP_SHIFT					21
#define OMAP54XX_MIPIEXT_STATDEP_WIDTH					0x1
#define OMAP54XX_MIPIEXT_STATDEP_MASK					(1 << 21)

/*
 * Used by CM_SSC_MODFREQDIV_DPLL_ABE, CM_SSC_MODFREQDIV_DPLL_CORE,
 * CM_SSC_MODFREQDIV_DPLL_IVA, CM_SSC_MODFREQDIV_DPLL_MPU,
 * CM_SSC_MODFREQDIV_DPLL_PER, CM_SSC_MODFREQDIV_DPLL_UNIPRO1,
 * CM_SSC_MODFREQDIV_DPLL_UNIPRO2, CM_SSC_MODFREQDIV_DPLL_USB
 */
#define OMAP54XX_MODFREQDIV_EXPONENT_SHIFT				8
#define OMAP54XX_MODFREQDIV_EXPONENT_WIDTH				0x3
#define OMAP54XX_MODFREQDIV_EXPONENT_MASK				(0x7 << 8)

/*
 * Used by CM_SSC_MODFREQDIV_DPLL_ABE, CM_SSC_MODFREQDIV_DPLL_CORE,
 * CM_SSC_MODFREQDIV_DPLL_IVA, CM_SSC_MODFREQDIV_DPLL_MPU,
 * CM_SSC_MODFREQDIV_DPLL_PER, CM_SSC_MODFREQDIV_DPLL_UNIPRO1,
 * CM_SSC_MODFREQDIV_DPLL_UNIPRO2, CM_SSC_MODFREQDIV_DPLL_USB
 */
#define OMAP54XX_MODFREQDIV_MANTISSA_SHIFT				0
#define OMAP54XX_MODFREQDIV_MANTISSA_WIDTH				0x7
#define OMAP54XX_MODFREQDIV_MANTISSA_MASK				(0x7f << 0)

/*
 * Used by CM_ABE_AESS_CLKCTRL, CM_ABE_DMIC_CLKCTRL, CM_ABE_L4_ABE_CLKCTRL,
 * CM_ABE_MCASP_CLKCTRL, CM_ABE_MCBSP1_CLKCTRL, CM_ABE_MCBSP2_CLKCTRL,
 * CM_ABE_MCBSP3_CLKCTRL, CM_ABE_MCPDM_CLKCTRL, CM_ABE_SLIMBUS1_CLKCTRL,
 * CM_ABE_TIMER5_CLKCTRL, CM_ABE_TIMER6_CLKCTRL, CM_ABE_TIMER7_CLKCTRL,
 * CM_ABE_TIMER8_CLKCTRL, CM_ABE_WD_TIMER3_CLKCTRL, CM_C2C_C2C_CLKCTRL,
 * CM_C2C_C2C_OCP_FW_CLKCTRL, CM_C2C_MODEM_ICR_CLKCTRL, CM_CAM_CAL_CLKCTRL,
 * CM_CAM_FDIF_CLKCTRL, CM_CAM_ISS_CLKCTRL, CM_CM_CORE_AON_PROFILING_CLKCTRL,
 * CM_CM_CORE_PROFILING_CLKCTRL, CM_COREAON_SMARTREFLEX_CORE_CLKCTRL,
 * CM_COREAON_SMARTREFLEX_MM_CLKCTRL, CM_COREAON_SMARTREFLEX_MPU_CLKCTRL,
 * CM_CUSTEFUSE_EFUSE_CTRL_CUST_CLKCTRL, CM_DMA_DMA_SYSTEM_CLKCTRL,
 * CM_DSP_DSP_CLKCTRL, CM_DSS_BB2D_CLKCTRL, CM_DSS_DSS_CLKCTRL,
 * CM_EMIF_DMM_CLKCTRL, CM_EMIF_EMIF1_CLKCTRL, CM_EMIF_EMIF2_CLKCTRL,
 * CM_EMIF_EMIF_OCP_FW_CLKCTRL, CM_EMU_DEBUGSS_CLKCTRL,
 * CM_EMU_MPU_EMU_DBG_CLKCTRL, CM_GPU_GPU_CLKCTRL, CM_IPU_IPU_CLKCTRL,
 * CM_IVA_IVA_CLKCTRL, CM_IVA_SL2_CLKCTRL, CM_L3INIT_HSI_CLKCTRL,
 * CM_L3INIT_IEEE1500_2_OCP_CLKCTRL, CM_L3INIT_MMC1_CLKCTRL,
 * CM_L3INIT_MMC2_CLKCTRL, CM_L3INIT_MPHY_UNIPRO2_CLKCTRL,
 * CM_L3INIT_OCP2SCP1_CLKCTRL, CM_L3INIT_OCP2SCP3_CLKCTRL,
 * CM_L3INIT_SATA_CLKCTRL, CM_L3INIT_UNIPRO2_CLKCTRL,
 * CM_L3INIT_USB_HOST_HS_CLKCTRL, CM_L3INIT_USB_OTG_SS_CLKCTRL,
 * CM_L3INIT_USB_TLL_HS_CLKCTRL, CM_L3INSTR_CTRL_MODULE_BANDGAP_CLKCTRL,
 * CM_L3INSTR_DLL_AGING_CLKCTRL, CM_L3INSTR_L3_INSTR_CLKCTRL,
 * CM_L3INSTR_L3_MAIN_3_CLKCTRL, CM_L3INSTR_OCP_WP_NOC_CLKCTRL,
 * CM_L3MAIN1_L3_MAIN_1_CLKCTRL, CM_L3MAIN2_GPMC_CLKCTRL,
 * CM_L3MAIN2_L3_MAIN_2_CLKCTRL, CM_L3MAIN2_OCMC_RAM_CLKCTRL,
 * CM_L4CFG_L4_CFG_CLKCTRL, CM_L4CFG_MAILBOX_CLKCTRL,
 * CM_L4CFG_OCP2SCP2_CLKCTRL, CM_L4CFG_SAR_ROM_CLKCTRL,
 * CM_L4CFG_SPINLOCK_CLKCTRL, CM_L4PER_ELM_CLKCTRL, CM_L4PER_GPIO2_CLKCTRL,
 * CM_L4PER_GPIO3_CLKCTRL, CM_L4PER_GPIO4_CLKCTRL, CM_L4PER_GPIO5_CLKCTRL,
 * CM_L4PER_GPIO6_CLKCTRL, CM_L4PER_GPIO7_CLKCTRL, CM_L4PER_GPIO8_CLKCTRL,
 * CM_L4PER_HDQ1W_CLKCTRL, CM_L4PER_I2C1_CLKCTRL, CM_L4PER_I2C2_CLKCTRL,
 * CM_L4PER_I2C3_CLKCTRL, CM_L4PER_I2C4_CLKCTRL, CM_L4PER_I2C5_CLKCTRL,
 * CM_L4PER_L4_PER_CLKCTRL, CM_L4PER_MCSPI1_CLKCTRL, CM_L4PER_MCSPI2_CLKCTRL,
 * CM_L4PER_MCSPI3_CLKCTRL, CM_L4PER_MCSPI4_CLKCTRL, CM_L4PER_MMC3_CLKCTRL,
 * CM_L4PER_MMC4_CLKCTRL, CM_L4PER_MMC5_CLKCTRL, CM_L4PER_TIMER10_CLKCTRL,
 * CM_L4PER_TIMER11_CLKCTRL, CM_L4PER_TIMER2_CLKCTRL, CM_L4PER_TIMER3_CLKCTRL,
 * CM_L4PER_TIMER4_CLKCTRL, CM_L4PER_TIMER9_CLKCTRL, CM_L4PER_UART1_CLKCTRL,
 * CM_L4PER_UART2_CLKCTRL, CM_L4PER_UART3_CLKCTRL, CM_L4PER_UART4_CLKCTRL,
 * CM_L4PER_UART5_CLKCTRL, CM_L4PER_UART6_CLKCTRL, CM_L4SEC_AES1_CLKCTRL,
 * CM_L4SEC_AES2_CLKCTRL, CM_L4SEC_DES3DES_CLKCTRL,
 * CM_L4SEC_DMA_CRYPTO_CLKCTRL, CM_L4SEC_FPKA_CLKCTRL, CM_L4SEC_RNG_CLKCTRL,
 * CM_L4SEC_SHA2MD5_CLKCTRL, CM_MIPIEXT_LLI_CLKCTRL,
 * CM_MIPIEXT_LLI_OCP_FW_CLKCTRL, CM_MIPIEXT_MPHY_CLKCTRL, CM_MPU_MPU_CLKCTRL,
 * CM_MPU_MPU_MPU_DBG_CLKCTRL, CM_WKUPAON_COUNTER_32K_CLKCTRL,
 * CM_WKUPAON_GPIO1_CLKCTRL, CM_WKUPAON_KBD_CLKCTRL,
 * CM_WKUPAON_L4_WKUP_CLKCTRL, CM_WKUPAON_SAR_RAM_CLKCTRL,
 * CM_WKUPAON_TIMER12_CLKCTRL, CM_WKUPAON_TIMER1_CLKCTRL,
 * CM_WKUPAON_WD_TIMER1_CLKCTRL, CM_WKUPAON_WD_TIMER2_CLKCTRL
 */
#define OMAP54XX_MODULEMODE_SHIFT					0
#define OMAP54XX_MODULEMODE_WIDTH					0x2
#define OMAP54XX_MODULEMODE_MASK					(0x3 << 0)

/* Used by CM_L4CFG_DYNAMICDEP */
#define OMAP54XX_MPU_DYNDEP_SHIFT					19
#define OMAP54XX_MPU_DYNDEP_WIDTH					0x1
#define OMAP54XX_MPU_DYNDEP_MASK					(1 << 19)

/* Used by CM_DSS_DSS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_32KHZ_CLK_SHIFT				11
#define OMAP54XX_OPTFCLKEN_32KHZ_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_32KHZ_CLK_MASK				(1 << 11)

/* Renamed from OPTFCLKEN_32KHZ_CLK Used by CM_L3INIT_MMC1_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_32KHZ_CLK_8_8_SHIFT				8
#define OMAP54XX_OPTFCLKEN_32KHZ_CLK_8_8_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_32KHZ_CLK_8_8_MASK				(1 << 8)

/* Used by CM_DSS_DSS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_48MHZ_CLK_SHIFT				9
#define OMAP54XX_OPTFCLKEN_48MHZ_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_48MHZ_CLK_MASK				(1 << 9)

/* Used by CM_COREAON_USB_PHY_CORE_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_CLK32K_SHIFT					8
#define OMAP54XX_OPTFCLKEN_CLK32K_WIDTH					0x1
#define OMAP54XX_OPTFCLKEN_CLK32K_MASK					(1 << 8)

/* Used by CM_CAM_ISS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_CTRLCLK_SHIFT				8
#define OMAP54XX_OPTFCLKEN_CTRLCLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_CTRLCLK_MASK					(1 << 8)

/*
 * Used by CM_L4PER_GPIO2_CLKCTRL, CM_L4PER_GPIO3_CLKCTRL,
 * CM_L4PER_GPIO4_CLKCTRL, CM_L4PER_GPIO5_CLKCTRL, CM_L4PER_GPIO6_CLKCTRL,
 * CM_L4PER_GPIO7_CLKCTRL, CM_L4PER_GPIO8_CLKCTRL, CM_WKUPAON_GPIO1_CLKCTRL
 */
#define OMAP54XX_OPTFCLKEN_DBCLK_SHIFT					8
#define OMAP54XX_OPTFCLKEN_DBCLK_WIDTH					0x1
#define OMAP54XX_OPTFCLKEN_DBCLK_MASK					(1 << 8)

/* Used by CM_EMIF_EMIF_DLL_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_DLL_CLK_SHIFT				8
#define OMAP54XX_OPTFCLKEN_DLL_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_DLL_CLK_MASK					(1 << 8)

/* Used by CM_DSS_DSS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_DSSCLK_SHIFT					8
#define OMAP54XX_OPTFCLKEN_DSSCLK_WIDTH					0x1
#define OMAP54XX_OPTFCLKEN_DSSCLK_MASK					(1 << 8)

/* Used by CM_ABE_SLIMBUS1_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_FCLK0_SHIFT					8
#define OMAP54XX_OPTFCLKEN_FCLK0_WIDTH					0x1
#define OMAP54XX_OPTFCLKEN_FCLK0_MASK					(1 << 8)

/* Used by CM_ABE_SLIMBUS1_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_FCLK1_SHIFT					9
#define OMAP54XX_OPTFCLKEN_FCLK1_WIDTH					0x1
#define OMAP54XX_OPTFCLKEN_FCLK1_MASK					(1 << 9)

/* Used by CM_ABE_SLIMBUS1_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_FCLK2_SHIFT					10
#define OMAP54XX_OPTFCLKEN_FCLK2_WIDTH					0x1
#define OMAP54XX_OPTFCLKEN_FCLK2_MASK					(1 << 10)

/* Used by CM_L3INIT_USB_HOST_HS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_FUNC48M_CLK_SHIFT				15
#define OMAP54XX_OPTFCLKEN_FUNC48M_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_FUNC48M_CLK_MASK				(1 << 15)

/* Used by CM_L3INIT_USB_HOST_HS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_HSIC480M_P1_CLK_SHIFT			13
#define OMAP54XX_OPTFCLKEN_HSIC480M_P1_CLK_WIDTH			0x1
#define OMAP54XX_OPTFCLKEN_HSIC480M_P1_CLK_MASK				(1 << 13)

/* Used by CM_L3INIT_USB_HOST_HS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_HSIC480M_P2_CLK_SHIFT			14
#define OMAP54XX_OPTFCLKEN_HSIC480M_P2_CLK_WIDTH			0x1
#define OMAP54XX_OPTFCLKEN_HSIC480M_P2_CLK_MASK				(1 << 14)

/* Used by CM_L3INIT_USB_HOST_HS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_HSIC480M_P3_CLK_SHIFT			7
#define OMAP54XX_OPTFCLKEN_HSIC480M_P3_CLK_WIDTH			0x1
#define OMAP54XX_OPTFCLKEN_HSIC480M_P3_CLK_MASK				(1 << 7)

/* Used by CM_L3INIT_USB_HOST_HS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_HSIC60M_P1_CLK_SHIFT				11
#define OMAP54XX_OPTFCLKEN_HSIC60M_P1_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_HSIC60M_P1_CLK_MASK				(1 << 11)

/* Used by CM_L3INIT_USB_HOST_HS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_HSIC60M_P2_CLK_SHIFT				12
#define OMAP54XX_OPTFCLKEN_HSIC60M_P2_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_HSIC60M_P2_CLK_MASK				(1 << 12)

/* Used by CM_L3INIT_USB_HOST_HS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_HSIC60M_P3_CLK_SHIFT				6
#define OMAP54XX_OPTFCLKEN_HSIC60M_P3_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_HSIC60M_P3_CLK_MASK				(1 << 6)

/* Used by CM_L3INIT_USB_OTG_SS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_REFCLK960M_SHIFT				8
#define OMAP54XX_OPTFCLKEN_REFCLK960M_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_REFCLK960M_MASK				(1 << 8)

/* Used by CM_L3INIT_SATA_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_REF_CLK_SHIFT				8
#define OMAP54XX_OPTFCLKEN_REF_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_REF_CLK_MASK					(1 << 8)

/* Used by CM_WKUPAON_SCRM_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_SCRM_CORE_SHIFT				8
#define OMAP54XX_OPTFCLKEN_SCRM_CORE_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_SCRM_CORE_MASK				(1 << 8)

/* Used by CM_WKUPAON_SCRM_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_SCRM_PER_SHIFT				9
#define OMAP54XX_OPTFCLKEN_SCRM_PER_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_SCRM_PER_MASK				(1 << 9)

/* Used by CM_ABE_SLIMBUS1_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_SLIMBUS_CLK_SHIFT				11
#define OMAP54XX_OPTFCLKEN_SLIMBUS_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_SLIMBUS_CLK_MASK				(1 << 11)

/* Used by CM_DSS_DSS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_SYS_CLK_SHIFT				10
#define OMAP54XX_OPTFCLKEN_SYS_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_SYS_CLK_MASK					(1 << 10)

/* Used by CM_MIPIEXT_LLI_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_TXPHY_CLK_SHIFT				8
#define OMAP54XX_OPTFCLKEN_TXPHY_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_TXPHY_CLK_MASK				(1 << 8)

/* Used by CM_MIPIEXT_LLI_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_TXPHY_LS_CLK_SHIFT				9
#define OMAP54XX_OPTFCLKEN_TXPHY_LS_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_TXPHY_LS_CLK_MASK				(1 << 9)

/* Used by CM_L3INIT_USB_TLL_HS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_USB_CH0_CLK_SHIFT				8
#define OMAP54XX_OPTFCLKEN_USB_CH0_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_USB_CH0_CLK_MASK				(1 << 8)

/* Used by CM_L3INIT_USB_TLL_HS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_USB_CH1_CLK_SHIFT				9
#define OMAP54XX_OPTFCLKEN_USB_CH1_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_USB_CH1_CLK_MASK				(1 << 9)

/* Used by CM_L3INIT_USB_TLL_HS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_USB_CH2_CLK_SHIFT				10
#define OMAP54XX_OPTFCLKEN_USB_CH2_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_USB_CH2_CLK_MASK				(1 << 10)

/* Used by CM_L3INIT_USB_HOST_HS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_UTMI_P1_CLK_SHIFT				8
#define OMAP54XX_OPTFCLKEN_UTMI_P1_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_UTMI_P1_CLK_MASK				(1 << 8)

/* Used by CM_L3INIT_USB_HOST_HS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_UTMI_P2_CLK_SHIFT				9
#define OMAP54XX_OPTFCLKEN_UTMI_P2_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_UTMI_P2_CLK_MASK				(1 << 9)

/* Used by CM_L3INIT_USB_HOST_HS_CLKCTRL */
#define OMAP54XX_OPTFCLKEN_UTMI_P3_CLK_SHIFT				10
#define OMAP54XX_OPTFCLKEN_UTMI_P3_CLK_WIDTH				0x1
#define OMAP54XX_OPTFCLKEN_UTMI_P3_CLK_MASK				(1 << 10)

/* Used by CM_CORE_AON_DEBUG_OUT, CM_CORE_DEBUG_OUT */
#define OMAP54XX_OUTPUT_SHIFT						0
#define OMAP54XX_OUTPUT_WIDTH						0x20
#define OMAP54XX_OUTPUT_MASK						(0xffffffff << 0)

/* Used by CM_CLKSEL_ABE */
#define OMAP54XX_PAD_CLKS_GATE_SHIFT					8
#define OMAP54XX_PAD_CLKS_GATE_WIDTH					0x1
#define OMAP54XX_PAD_CLKS_GATE_MASK					(1 << 8)

/* Used by CM_RESTORE_ST */
#define OMAP54XX_PHASE1_COMPLETED_SHIFT					0
#define OMAP54XX_PHASE1_COMPLETED_WIDTH					0x1
#define OMAP54XX_PHASE1_COMPLETED_MASK					(1 << 0)

/* Used by CM_RESTORE_ST */
#define OMAP54XX_PHASE2A_COMPLETED_SHIFT				1
#define OMAP54XX_PHASE2A_COMPLETED_WIDTH				0x1
#define OMAP54XX_PHASE2A_COMPLETED_MASK					(1 << 1)

/* Used by CM_RESTORE_ST */
#define OMAP54XX_PHASE2B_COMPLETED_SHIFT				2
#define OMAP54XX_PHASE2B_COMPLETED_WIDTH				0x1
#define OMAP54XX_PHASE2B_COMPLETED_MASK					(1 << 2)

/* Used by CM_DYN_DEP_PRESCAL */
#define OMAP54XX_PRESCAL_SHIFT						0
#define OMAP54XX_PRESCAL_WIDTH						0x6
#define OMAP54XX_PRESCAL_MASK						(0x3f << 0)

/* Used by REVISION_CM_CORE, REVISION_CM_CORE_AON */
#define OMAP54XX_R_RTL_SHIFT						11
#define OMAP54XX_R_RTL_WIDTH						0x5
#define OMAP54XX_R_RTL_MASK						(0x1f << 11)

/* Used by CM_L3INIT_USB_HOST_HS_CLKCTRL, CM_L3INIT_USB_TLL_HS_CLKCTRL */
#define OMAP54XX_SAR_MODE_SHIFT						4
#define OMAP54XX_SAR_MODE_WIDTH						0x1
#define OMAP54XX_SAR_MODE_MASK						(1 << 4)

/* Used by REVISION_CM_CORE, REVISION_CM_CORE_AON */
#define OMAP54XX_SCHEME_SHIFT						30
#define OMAP54XX_SCHEME_WIDTH						0x2
#define OMAP54XX_SCHEME_MASK						(0x3 << 30)

/* Used by CM_L4CFG_DYNAMICDEP */
#define OMAP54XX_SDMA_DYNDEP_SHIFT					11
#define OMAP54XX_SDMA_DYNDEP_WIDTH					0x1
#define OMAP54XX_SDMA_DYNDEP_MASK					(1 << 11)

/* Used by CM_IPU_STATICDEP, CM_MPU_STATICDEP */
#define OMAP54XX_SDMA_STATDEP_SHIFT					11
#define OMAP54XX_SDMA_STATDEP_WIDTH					0x1
#define OMAP54XX_SDMA_STATDEP_MASK					(1 << 11)

/* Used by CM_CORE_AON_DEBUG_CFG */
#define OMAP54XX_SEL0_SHIFT						0
#define OMAP54XX_SEL0_WIDTH						0x7
#define OMAP54XX_SEL0_MASK						(0x7f << 0)

/* Renamed from SEL0 Used by CM_CORE_DEBUG_CFG */
#define OMAP54XX_SEL0_0_7_SHIFT						0
#define OMAP54XX_SEL0_0_7_WIDTH						0x8
#define OMAP54XX_SEL0_0_7_MASK						(0xff << 0)

/* Used by CM_CORE_AON_DEBUG_CFG */
#define OMAP54XX_SEL1_SHIFT						8
#define OMAP54XX_SEL1_WIDTH						0x7
#define OMAP54XX_SEL1_MASK						(0x7f << 8)

/* Renamed from SEL1 Used by CM_CORE_DEBUG_CFG */
#define OMAP54XX_SEL1_CORE_DEBUG_CFG_SHIFT				8
#define OMAP54XX_SEL1_CORE_DEBUG_CFG_WIDTH				0x8
#define OMAP54XX_SEL1_CORE_DEBUG_CFG_MASK				(0xff << 8)

/* Used by CM_CORE_AON_DEBUG_CFG */
#define OMAP54XX_SEL2_SHIFT						16
#define OMAP54XX_SEL2_WIDTH						0x7
#define OMAP54XX_SEL2_MASK						(0x7f << 16)

/* Renamed from SEL2 Used by CM_CORE_DEBUG_CFG */
#define OMAP54XX_SEL2_CORE_DEBUG_CFG_SHIFT				16
#define OMAP54XX_SEL2_CORE_DEBUG_CFG_WIDTH				0x8
#define OMAP54XX_SEL2_CORE_DEBUG_CFG_MASK				(0xff << 16)

/* Used by CM_CORE_AON_DEBUG_CFG */
#define OMAP54XX_SEL3_SHIFT						24
#define OMAP54XX_SEL3_WIDTH						0x7
#define OMAP54XX_SEL3_MASK						(0x7f << 24)

/* Renamed from SEL3 Used by CM_CORE_DEBUG_CFG */
#define OMAP54XX_SEL3_CORE_DEBUG_CFG_SHIFT				24
#define OMAP54XX_SEL3_CORE_DEBUG_CFG_WIDTH				0x8
#define OMAP54XX_SEL3_CORE_DEBUG_CFG_MASK				(0xff << 24)

/* Used by CM_CLKSEL_ABE */
#define OMAP54XX_SLIMBUS1_CLK_GATE_SHIFT				10
#define OMAP54XX_SLIMBUS1_CLK_GATE_WIDTH				0x1
#define OMAP54XX_SLIMBUS1_CLK_GATE_MASK					(1 << 10)

/*
 * Used by CM_ABE_AESS_CLKCTRL, CM_C2C_C2C_CLKCTRL, CM_CAM_FDIF_CLKCTRL,
 * CM_CAM_ISS_CLKCTRL, CM_DMA_DMA_SYSTEM_CLKCTRL, CM_DSP_DSP_CLKCTRL,
 * CM_DSS_BB2D_CLKCTRL, CM_DSS_DSS_CLKCTRL, CM_EMU_DEBUGSS_CLKCTRL,
 * CM_GPU_GPU_CLKCTRL, CM_IPU_IPU_CLKCTRL, CM_IVA_IVA_CLKCTRL,
 * CM_L3INIT_HSI_CLKCTRL, CM_L3INIT_IEEE1500_2_OCP_CLKCTRL,
 * CM_L3INIT_MMC1_CLKCTRL, CM_L3INIT_MMC2_CLKCTRL, CM_L3INIT_SATA_CLKCTRL,
 * CM_L3INIT_UNIPRO2_CLKCTRL, CM_L3INIT_USB_HOST_HS_CLKCTRL,
 * CM_L3INIT_USB_OTG_SS_CLKCTRL, CM_L4SEC_DMA_CRYPTO_CLKCTRL,
 * CM_MIPIEXT_LLI_CLKCTRL, CM_MPU_MPU_CLKCTRL
 */
#define OMAP54XX_STBYST_SHIFT						18
#define OMAP54XX_STBYST_WIDTH						0x1
#define OMAP54XX_STBYST_MASK						(1 << 18)

/*
 * Used by CM_IDLEST_DPLL_ABE, CM_IDLEST_DPLL_CORE, CM_IDLEST_DPLL_IVA,
 * CM_IDLEST_DPLL_MPU, CM_IDLEST_DPLL_PER, CM_IDLEST_DPLL_UNIPRO1,
 * CM_IDLEST_DPLL_UNIPRO2, CM_IDLEST_DPLL_USB
 */
#define OMAP54XX_ST_DPLL_CLK_SHIFT					0
#define OMAP54XX_ST_DPLL_CLK_WIDTH					0x1
#define OMAP54XX_ST_DPLL_CLK_MASK					(1 << 0)

/*
 * Used by CM_CLKDCOLDO_DPLL_UNIPRO1, CM_CLKDCOLDO_DPLL_UNIPRO2,
 * CM_CLKDCOLDO_DPLL_USB
 */
#define OMAP54XX_ST_DPLL_CLKDCOLDO_SHIFT				9
#define OMAP54XX_ST_DPLL_CLKDCOLDO_WIDTH				0x1
#define OMAP54XX_ST_DPLL_CLKDCOLDO_MASK					(1 << 9)

/*
 * Used by CM_IDLEST_DPLL_ABE, CM_IDLEST_DPLL_CORE, CM_IDLEST_DPLL_IVA,
 * CM_IDLEST_DPLL_MPU, CM_IDLEST_DPLL_PER, CM_IDLEST_DPLL_UNIPRO1,
 * CM_IDLEST_DPLL_UNIPRO2, CM_IDLEST_DPLL_USB
 */
#define OMAP54XX_ST_DPLL_INIT_SHIFT					4
#define OMAP54XX_ST_DPLL_INIT_WIDTH					0x1
#define OMAP54XX_ST_DPLL_INIT_MASK					(1 << 4)

/*
 * Used by CM_IDLEST_DPLL_ABE, CM_IDLEST_DPLL_CORE, CM_IDLEST_DPLL_IVA,
 * CM_IDLEST_DPLL_MPU, CM_IDLEST_DPLL_PER, CM_IDLEST_DPLL_UNIPRO1,
 * CM_IDLEST_DPLL_UNIPRO2, CM_IDLEST_DPLL_USB
 */
#define OMAP54XX_ST_DPLL_MODE_SHIFT					1
#define OMAP54XX_ST_DPLL_MODE_WIDTH					0x3
#define OMAP54XX_ST_DPLL_MODE_MASK					(0x7 << 1)

/* Used by CM_CLKSEL_SYS */
#define OMAP54XX_SYS_CLKSEL_SHIFT					0
#define OMAP54XX_SYS_CLKSEL_WIDTH					0x3
#define OMAP54XX_SYS_CLKSEL_MASK					(0x7 << 0)

/*
 * Used by CM_C2C_DYNAMICDEP, CM_DSP_DYNAMICDEP, CM_EMU_DYNAMICDEP,
 * CM_IPU_DYNAMICDEP, CM_L3MAIN1_DYNAMICDEP, CM_L3MAIN2_DYNAMICDEP,
 * CM_L4CFG_DYNAMICDEP, CM_L4PER_DYNAMICDEP, CM_MIPIEXT_DYNAMICDEP,
 * CM_MPU_DYNAMICDEP
 */
#define OMAP54XX_WINDOWSIZE_SHIFT					24
#define OMAP54XX_WINDOWSIZE_WIDTH					0x4
#define OMAP54XX_WINDOWSIZE_MASK					(0xf << 24)

/* Used by CM_L3MAIN1_DYNAMICDEP */
#define OMAP54XX_WKUPAON_DYNDEP_SHIFT					15
#define OMAP54XX_WKUPAON_DYNDEP_WIDTH					0x1
#define OMAP54XX_WKUPAON_DYNDEP_MASK					(1 << 15)

/*
 * Used by CM_DMA_STATICDEP, CM_DSP_STATICDEP, CM_IPU_STATICDEP,
 * CM_L3INIT_STATICDEP, CM_MPU_STATICDEP
 */
#define OMAP54XX_WKUPAON_STATDEP_SHIFT					15
#define OMAP54XX_WKUPAON_STATDEP_WIDTH					0x1
#define OMAP54XX_WKUPAON_STATDEP_MASK					(1 << 15)

/* Used by REVISION_CM_CORE, REVISION_CM_CORE_AON */
#define OMAP54XX_X_MAJOR_SHIFT						8
#define OMAP54XX_X_MAJOR_WIDTH						0x3
#define OMAP54XX_X_MAJOR_MASK						(0x7 << 8)

/* Used by REVISION_CM_CORE, REVISION_CM_CORE_AON */
#define OMAP54XX_Y_MINOR_SHIFT						0
#define OMAP54XX_Y_MINOR_WIDTH						0x6
#define OMAP54XX_Y_MINOR_MASK						(0x3f << 0)
#endif