1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
|
/*
* Freescale STMP378X LCDIF low-level routines
*
* Author: Vitaly Wool <vital@embeddedalley.com>
*
* Copyright 2008-2009 Freescale Semiconductor, Inc. All Rights Reserved.
* Copyright 2008 Embedded Alley Solutions, Inc All Rights Reserved.
*/
/*
* The code contained herein is licensed under the GNU General Public
* License. You may obtain a copy of the GNU General Public License
* Version 2 or later at the following locations:
*
* http://www.opensource.org/licenses/gpl-license.html
* http://www.gnu.org/copyleft/gpl.html
*/
/* #define DEBUG */
#include <linux/dma-mapping.h>
#include <linux/delay.h>
#include <mach/hardware.h>
#include <mach/dma.h>
#include <mach/dma.h>
#include <mach/regs-lcdif.h>
#include <mach/regs-pinctrl.h>
#include <mach/lcdif.h>
#define MAX_CHAIN_LEN 10
static struct stmp3xxx_dma_descriptor video_dma_descriptor[MAX_CHAIN_LEN];
static struct stmp3xxx_lcd_dma_chain_info dma_chain_info[MAX_CHAIN_LEN];
static unsigned dma_chain_info_pos;
void stmp3xxx_init_lcdif(void)
{
stmp3xxx_clearl(BM_LCDIF_CTRL_CLKGATE, REGS_LCDIF_BASE + HW_LCDIF_CTRL);
/* Reset controller */
stmp3xxx_setl(BM_LCDIF_CTRL_SFTRST, REGS_LCDIF_BASE + HW_LCDIF_CTRL);
udelay(10);
/* Take controller out of reset */
stmp3xxx_clearl(BM_LCDIF_CTRL_SFTRST | BM_LCDIF_CTRL_CLKGATE,
REGS_LCDIF_BASE + HW_LCDIF_CTRL);
/* Setup the bus protocol */
stmp3xxx_clearl(BM_LCDIF_CTRL1_MODE86,
REGS_LCDIF_BASE + HW_LCDIF_CTRL1);
stmp3xxx_clearl(BM_LCDIF_CTRL1_BUSY_ENABLE,
REGS_LCDIF_BASE + HW_LCDIF_CTRL1);
/* Take display out of reset */
stmp3xxx_setl(BM_LCDIF_CTRL1_RESET, REGS_LCDIF_BASE + HW_LCDIF_CTRL1);
/* VSYNC is an input by default */
stmp3xxx_setl(BM_LCDIF_VDCTRL0_VSYNC_OEB,
REGS_LCDIF_BASE + HW_LCDIF_VDCTRL0);
/* Reset display */
stmp3xxx_clearl(BM_LCDIF_CTRL1_RESET, REGS_LCDIF_BASE + HW_LCDIF_CTRL1);
udelay(10);
stmp3xxx_setl(BM_LCDIF_CTRL1_RESET, REGS_LCDIF_BASE + HW_LCDIF_CTRL1);
udelay(10);
}
EXPORT_SYMBOL(stmp3xxx_init_lcdif);
static int stmp378x_lcd_master = 1;
int stmp3xxx_lcdif_dma_init(struct device *dev, dma_addr_t phys, int memsize,
int lcd_master)
{
int ret = 0;
stmp378x_lcd_master = lcd_master;
if (lcd_master) {
stmp3xxx_setl(BM_LCDIF_CTRL_LCDIF_MASTER,
REGS_LCDIF_BASE + HW_LCDIF_CTRL);
__raw_writel(phys, REGS_LCDIF_BASE + HW_LCDIF_CUR_BUF);
__raw_writel(phys, REGS_LCDIF_BASE + HW_LCDIF_NEXT_BUF);
} else {
ret =
stmp3xxx_dma_request(STMP3XXX_DMA
(LCD_DMA_CHANNEL, STMP3XXX_BUS_APBH),
dev, "lcdif");
if (ret) {
dev_err(dev,
"stmp3xxx_dma_request failed: error %d\n", ret);
goto out;
}
stmp3xxx_dma_reset_channel(STMP3XXX_DMA
(LCD_DMA_CHANNEL,
STMP3XXX_BUS_APBH));
stmp3xxx_dma_clear_interrupt(STMP3XXX_DMA
(LCD_DMA_CHANNEL,
STMP3XXX_BUS_APBH));
stmp3xxx_dma_enable_interrupt(STMP3XXX_DMA
(LCD_DMA_CHANNEL,
STMP3XXX_BUS_APBH));
dotclk_dma_chain_init(memsize, phys, video_dma_descriptor,
dma_chain_info, &dma_chain_info_pos);
}
out:
return ret;
}
EXPORT_SYMBOL(stmp3xxx_lcdif_dma_init);
void stmp3xxx_lcdif_dma_release(void)
{
int i;
if (stmp378x_lcd_master) {
stmp3xxx_clearl(BM_LCDIF_CTRL_LCDIF_MASTER,
REGS_LCDIF_BASE + HW_LCDIF_CTRL);
return;
}
for (i = 0; i < dma_chain_info_pos; i++)
stmp3xxx_dma_free_command(STMP3XXX_DMA
(LCD_DMA_CHANNEL, STMP3XXX_BUS_APBH),
&video_dma_descriptor[i]);
stmp3xxx_dma_release(STMP3XXX_DMA(LCD_DMA_CHANNEL, STMP3XXX_BUS_APBH));
dma_chain_info_pos = 0;
}
EXPORT_SYMBOL(stmp3xxx_lcdif_dma_release);
void stmp3xxx_lcdif_run(void)
{
if (stmp378x_lcd_master) {
stmp3xxx_setl(BM_LCDIF_CTRL_LCDIF_MASTER,
REGS_LCDIF_BASE + HW_LCDIF_CTRL);
stmp3xxx_setl(BM_LCDIF_CTRL_RUN,
REGS_LCDIF_BASE + HW_LCDIF_CTRL);
} else {
video_dma_descriptor[dma_chain_info_pos - 1].command->cmd &=
~BM_APBH_CHn_CMD_SEMAPHORE;
stmp3xxx_dma_go(STMP3XXX_DMA
(LCD_DMA_CHANNEL, STMP3XXX_BUS_APBH),
video_dma_descriptor, 1);
}
}
EXPORT_SYMBOL(stmp3xxx_lcdif_run);
void stmp3xxx_lcdif_stop(void)
{
if (stmp378x_lcd_master) {
stmp3xxx_clearl(BM_LCDIF_CTRL_RUN,
REGS_LCDIF_BASE + HW_LCDIF_CTRL);
stmp3xxx_clearl(BM_LCDIF_CTRL_LCDIF_MASTER,
REGS_LCDIF_BASE + HW_LCDIF_CTRL);
udelay(100);
} else {
video_dma_descriptor[dma_chain_info_pos - 1].command->cmd |=
BM_APBH_CHn_CMD_SEMAPHORE;
udelay(100);
}
stmp3xxx_setl(BM_LCDIF_CTRL_CLKGATE, REGS_LCDIF_BASE + HW_LCDIF_CTRL);
}
EXPORT_SYMBOL(stmp3xxx_lcdif_stop);
int stmp3xxx_lcdif_pan_display(dma_addr_t addr)
{
if (stmp378x_lcd_master)
__raw_writel(addr, REGS_LCDIF_BASE + HW_LCDIF_NEXT_BUF);
else {
int i;
/* Modify the chain addresses */
for (i = 0; i < dma_chain_info_pos; ++i) {
*dma_chain_info[i].dma_addr_p = addr +
dma_chain_info[i].offset;
barrier();
}
}
return 0;
}
EXPORT_SYMBOL(stmp3xxx_lcdif_pan_display);
static BLOCKING_NOTIFIER_HEAD(lcdif_client_list);
int stmp3xxx_lcdif_register_client(struct notifier_block *nb)
{
return blocking_notifier_chain_register(&lcdif_client_list, nb);
}
EXPORT_SYMBOL(stmp3xxx_lcdif_register_client);
void stmp3xxx_lcdif_unregister_client(struct notifier_block *nb)
{
blocking_notifier_chain_unregister(&lcdif_client_list, nb);
}
EXPORT_SYMBOL(stmp3xxx_lcdif_unregister_client);
void stmp3xxx_lcdif_notify_clients(unsigned long event,
struct stmp3xxx_platform_fb_entry *pentry)
{
blocking_notifier_call_chain(&lcdif_client_list, event, pentry);
}
EXPORT_SYMBOL(stmp3xxx_lcdif_notify_clients);
|
