blob: aceef6cd9676c2d6c4b43e9c6828ee2db2d83633 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
|
/*
* arch/arm/mach-tegra/board-whistler-baseband.h
*
* Copyright (C) 2011 NVIDIA Corporation
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#ifndef BOARD_WHISTLER_BASEBAND_H
#define BOARD_WHISTLER_BASEBAND_H
#include <linux/delay.h>
#include <linux/gpio.h>
#include <linux/spi/spi.h>
#include <linux/platform_data/tegra_usb.h>
#include <mach/usb_phy.h>
#include <linux/resource.h>
#include <linux/platform_device.h>
#include <linux/err.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/wakelock.h>
#include <asm/mach-types.h>
#include <mach/pinmux.h>
#include <mach/spi.h>
#include "clock.h"
#include "devices.h"
#include "gpio-names.h"
#define BOARD_WHISTLER_BASEBAND_U3XX 0
#define BOARD_WHISTLER_BASEBAND_N731 1
#define BOARD_WHISTLER_BASEBAND_SPI_LOOPBACK 2
#define BOARD_WHISTLER_BASEBAND_HSIC 3
#define TEGRA_CAIF_SSPI_GPIO_RESET TEGRA_GPIO_PV0
#define TEGRA_CAIF_SSPI_GPIO_POWER TEGRA_GPIO_PV1
#define TEGRA_CAIF_SSPI_GPIO_AWR TEGRA_GPIO_PZ0
#define TEGRA_CAIF_SSPI_GPIO_CWR TEGRA_GPIO_PY6
#define TEGRA_CAIF_SSPI_GPIO_SPI_INT TEGRA_GPIO_PO6
#define TEGRA_CAIF_SSPI_GPIO_SS TEGRA_GPIO_PV2
#define MODEM_PWR_ON TEGRA_GPIO_PV1
#define MODEM_RESET TEGRA_GPIO_PV0
/* Rainbow1 and 570 */
#define AWR TEGRA_GPIO_PZ0
#define CWR TEGRA_GPIO_PY6
#define SPI_INT TEGRA_GPIO_PO6
#define SPI_SLAVE_SEL TEGRA_GPIO_PV2
/* Icera 450 GPIO */
#define AP2MDM_ACK TEGRA_GPIO_PZ0
#define MDM2AP_ACK TEGRA_GPIO_PY6
#define AP2MDM_ACK2 TEGRA_GPIO_PU2
#define MDM2AP_ACK2 TEGRA_GPIO_PV2
#define BB_RST_OUT TEGRA_GPIO_PV3
/* ULPI GPIO */
#define ULPI_STP TEGRA_GPIO_PY3
#define ULPI_DIR TEGRA_GPIO_PY1
#define ULPI_D0 TEGRA_GPIO_PO1
#define ULPI_D1 TEGRA_GPIO_PO2
struct whistler_baseband {
struct tegra_clk_init_table *clk_init;
struct platform_device **platform_device;
int platform_device_size;
struct spi_board_info *spi_board_info;
int spi_board_info_size;
};
int whistler_baseband_init(void);
#endif /* BOARD_WHISTLER_BASEBAND_H */
|
