1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
/*
* arch/arm/mach-tegra/fuse.c
*
* Copyright (C) 2010 Google, Inc.
* Copyright (C) 2010-2011 NVIDIA Corp.
*
* Author:
* Colin Cross <ccross@android.com>
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
enum tegra_revision {
TEGRA_REVISION_UNKNOWN = 0,
#if defined(CONFIG_ARCH_TEGRA_3x_SOC)
TEGRA_REVISION_A01,
#endif
TEGRA_REVISION_A02,
#if defined(CONFIG_ARCH_TEGRA_2x_SOC)
TEGRA_REVISION_A03,
TEGRA_REVISION_A03p,
#endif
TEGRA_REVISION_MAX,
};
struct tegra_id {
unsigned int chipid, major, minor, netlist, patch;
enum tegra_revision revision;
char *priv;
};
#define INVALID_PROCESS_ID 99 // don't expect to have 100 process id's
extern struct tegra_id tegra_id;
unsigned long long tegra_chip_uid(void);
unsigned int tegra_spare_fuse(int bit);
int tegra_sku_id(void);
int tegra_cpu_process_id(void);
int tegra_core_process_id(void);
int tegra_soc_speedo_id(void);
void tegra_init_fuse(void);
void tegra_init_speedo_data(void);
u32 tegra_fuse_readl(unsigned long offset);
void tegra_fuse_writel(u32 value, unsigned long offset);
enum tegra_revision tegra_get_revision(void);
const char *tegra_get_revision_name(void);
|
