1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
|
/*
* Copyright (C) 2010-2011, NVIDIA Corporation
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#include <linux/kernel.h>
#include <linux/cpumask.h> /* Required by asm/hardware/gic.h */
#include <linux/io.h>
#include <linux/irqnr.h>
#include <asm/hardware/gic.h>
#include <mach/iomap.h>
#include <mach/irqs.h>
#include "gic.h"
#include "pm.h"
#if defined(CONFIG_HOTPLUG_CPU) || defined(CONFIG_PM_SLEEP)
static void __iomem *gic_cpu_base = IO_ADDRESS(TEGRA_ARM_PERIF_BASE + 0x100);
void tegra_gic_cpu_disable(void)
{
writel(0, gic_cpu_base + GIC_CPU_CTRL);
}
void tegra_gic_cpu_enable(void)
{
writel(1, gic_cpu_base + GIC_CPU_CTRL);
}
#ifndef CONFIG_ARCH_TEGRA_2x_SOC
void tegra_gic_pass_through_disable(void)
{
u32 val = readl(gic_cpu_base + GIC_CPU_CTRL);
val |= 2; /* enableNS = disable GIC pass through */
writel(val, gic_cpu_base + GIC_CPU_CTRL);
}
#endif
#endif
#if defined(CONFIG_PM_SLEEP)
int tegra_gic_pending_interrupt(void)
{
u32 irq = readl(gic_cpu_base + GIC_CPU_HIGHPRI);
irq &= 0x3FF;
return irq;
}
#ifndef CONFIG_ARCH_TEGRA_2x_SOC
static void __iomem *gic_dist_base = IO_ADDRESS(TEGRA_ARM_INT_DIST_BASE);
static u32 gic_affinity[INT_GIC_NR/4];
void tegra_gic_dist_disable(void)
{
writel(0, gic_dist_base + GIC_DIST_CTRL);
}
void tegra_gic_dist_enable(void)
{
writel(1, gic_dist_base + GIC_DIST_CTRL);
}
void tegra_gic_disable_affinity(void)
{
unsigned int i;
BUG_ON(is_lp_cluster());
/* The GIC distributor TARGET register is one byte per IRQ. */
for (i = 32; i < INT_GIC_NR; i += 4) {
/* Save the affinity. */
gic_affinity[i/4] = __raw_readl(gic_dist_base +
GIC_DIST_TARGET + i);
/* Force this interrupt to CPU0. */
__raw_writel(0x01010101, gic_dist_base + GIC_DIST_TARGET + i);
}
wmb();
}
void tegra_gic_restore_affinity(void)
{
unsigned int i;
BUG_ON(is_lp_cluster());
/* The GIC distributor TARGET register is one byte per IRQ. */
for (i = 32; i < INT_GIC_NR; i += 4) {
#ifdef CONFIG_BUG
u32 reg = __raw_readl(gic_dist_base + GIC_DIST_TARGET + i);
if (reg & 0xFEFEFEFE)
panic("GIC affinity changed!");
#endif
/* Restore this interrupt's affinity. */
__raw_writel(gic_affinity[i/4], gic_dist_base +
GIC_DIST_TARGET + i);
}
wmb();
}
void tegra_gic_affinity_to_cpu0(void)
{
unsigned int i;
BUG_ON(is_lp_cluster());
for (i = 32; i < INT_GIC_NR; i += 4)
__raw_writel(0x01010101, gic_dist_base + GIC_DIST_TARGET + i);
wmb();
}
#endif
#endif
|
