blob: 7aada6940b39d3142dc65ecd6062fd7a4ba8c084 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
/*
* arch/arm/mach-tegra/include/mach/tegra_asoc_pdata.h
*
* Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#define HIFI_CODEC 0
#define BASEBAND 1
#define BT_SCO 2
#define NUM_I2S_DEVICES 3
#define TEGRA_DAIFMT_DSP_A 0
#define TEGRA_DAIFMT_DSP_B 1
#define TEGRA_DAIFMT_I2S 2
#define TEGRA_DAIFMT_RIGHT_J 3
#define TEGRA_DAIFMT_LEFT_J 4
struct i2s_config {
int audio_port_id;
int is_i2s_master;
int i2s_mode;
int sample_size;
int rate;
int channels;
};
struct tegra_asoc_platform_data {
const char *codec_name;
const char *codec_dai_name;
int gpio_spkr_en;
int gpio_hp_det;
int gpio_hp_mute;
int gpio_int_mic_en;
int gpio_ext_mic_en;
unsigned int debounce_time_hp;
struct i2s_config i2s_param[NUM_I2S_DEVICES];
};
|
