1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
|
/*
* Copyright (c) 2008-2009 NVIDIA Corporation.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
*
* Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* Neither the name of the NVIDIA Corporation nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef INCLUDED_NVRM_STRUCTURE_H
#define INCLUDED_NVRM_STRUCTURE_H
/*
* nvrm_structure.h defines all of the internal data structures for the
* resource manager which are chip independent.
*
* Don't add chip specific stuff to this file.
*/
#include "nvcommon.h"
#include "nvos.h"
#include "nvrm_module.h"
#include "nvrm_module_private.h"
#include "nvrm_chipid.h"
#include "nvrm_interrupt.h"
#include "nvrm_memmgr.h"
#include "nvrm_pinmux.h"
#include "nvrm_rmctrace.h"
#include "nvrm_configuration.h"
#include "nvrm_relocation_table.h"
#include "nvrm_moduleids.h"
#ifdef __cplusplus
extern "C"
{
#endif /* __cplusplus */
typedef struct RmConfigurationVariables_t
{
/* RMC Trace file name */
char RMCTraceFileName[ NVRM_CFG_MAXLEN ];
/* chiplib name */
char Chiplib[ NVRM_CFG_MAXLEN ];
/* chiplib args */
char ChiplibArgs[ NVRM_CFG_MAXLEN ];
} RmConfigurationVariables;
/* memory pool information */
typedef struct RmMemoryPool_t
{
NvU32 base;
NvU32 size;
} RmMemoryPool;
/* The state for the resource manager */
typedef struct NvRmDeviceRec
{
RmConfigurationVariables cfg;
NvRmRmcFile rmc;
NvBool rmc_enable;
NvOsMutexHandle mutex;
// FIXME: this is hardcoded to the number of tristate registers in AP15.
NvS16 TristateRefCount[4 * sizeof(NvU32)*8];
NvU32 refcount;
NvOsMutexHandle MemMgrMutex;
NvOsMutexHandle PinMuxMutex;
NvOsMutexHandle CarMutex; /* r-m-w top level CAR registers mutex */
/* chip id */
NvRmChipId ChipId;
/* module instances and module index table */
NvRmModuleTable ModuleTable;
RmMemoryPool ExtMemoryInfo;
RmMemoryPool IramMemoryInfo;
RmMemoryPool GartMemoryInfo;
NvU16 MaxIrqs;
const NvU32 ***PinMuxTable;
// FIXME: get rid of all the various Init and Open functions in favor
// of a sane state machine for system boot/initialization
NvBool bPreInit;
NvBool bBasicInit;
} NvRmDevice;
// FIXME: This macro should be comming from the relocation table.
#define NVRM_MAX_INSTANCES 32
/**
* Sub-contoller interrupt decoder description forward reference.
*/
typedef struct NvRmIntrDecoderRec *NvRmIntrDecoderHandle;
/**
* Attributes of the Interrupt sub-decoders.
*/
typedef struct NvRmIntrDecoderRec
{
NvRmModuleID ModuleID;
// Number of IRQs owned by this sub-controller.
// This value is same for all the instances of the controller.
NvU32 SubIrqCount;
// Number of instance for this sub-decoder
NvU32 NumberOfInstances;
// Main controller IRQ.
NvU16 MainIrq[NVRM_MAX_INSTANCES];
// First IRQ owned by this sub-controller.
NvU16 SubIrqFirst[NVRM_MAX_INSTANCES];
// Last IRQ owned by this sub-controller.
NvU16 SubIrqLast[NVRM_MAX_INSTANCES];
} NvRmIntrDecoder;
#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif // INCLUDED_NVRM_STRUCTURE_H
|
