1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
|
/*
* Copyright (c) 2010 NVIDIA Corporation.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
*
* Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* Neither the name of the NVIDIA Corporation nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
*/
/* NVIDIA Tegra ODM Kit Sample Accelerometer Adaptation of the
* WinCE Accelerometer Driver
*/
#ifndef INCLUDED_NVODM_ACCELEROMETER_BMA150_H
#define INCLUDED_NVODM_ACCELEROMETER_BMA150_H
#if defined(_cplusplus)
extern "C"
{
#endif
#include "nvodm_services.h"
#include "nvodm_accelerometer.h"
/* BMA150 register address */
#define CHIP_ID_REG 0x00
#define VERSION_REG 0x01
#define X_AXIS_LSB_REG 0x02
#define X_AXIS_MSB_REG 0x03
#define Y_AXIS_LSB_REG 0x04
#define Y_AXIS_MSB_REG 0x05
#define Z_AXIS_LSB_REG 0x06
#define Z_AXIS_MSB_REG 0x07
#define TEMP_RD_REG 0x08
#define SMB150_STATUS_REG 0x09
#define SMB150_CTRL_REG 0x0a
#define SMB150_CONF1_REG 0x0b
#define LG_THRESHOLD_REG 0x0c
#define LG_DURATION_REG 0x0d
#define HG_THRESHOLD_REG 0x0e
#define HG_DURATION_REG 0x0f
#define MOTION_THRS_REG 0x10
#define HYSTERESIS_REG 0x11
#define CUSTOMER1_REG 0x12
#define CUSTOMER2_REG 0x13
#define RANGE_BWIDTH_REG 0x14
#define SMB150_CONF2_REG 0x15
#define OFFS_GAIN_X_REG 0x16
#define OFFS_GAIN_Y_REG 0x17
#define OFFS_GAIN_Z_REG 0x18
#define OFFS_GAIN_T_REG 0x19
#define OFFSET_X_REG 0x1a
#define OFFSET_Y_REG 0x1b
#define OFFSET_Z_REG 0x1c
#define OFFSET_T_REG 0x1d
/* range and bandwidth */
#define BMA_RANGE_2G 0
#define BMA_RANGE_4G 1
#define BMA_RANGE_8G 2
#define BMA_BW_25HZ 0
#define BMA_BW_50HZ 1
#define BMA_BW_100HZ 2
#define BMA_BW_190HZ 3
#define BMA_BW_375HZ 4
#define BMA_BW_750HZ 5
#define BMA_BW_1500HZ 6
/* mode settings */
#define BMA_MODE_NORMAL 0
#define BMA_MODE_SLEEP 1
#define BMA150_CHIP_ID 0x02 // RO - device identification
/*
* Defines the threshold source for the accelerometer.
*/
typedef enum
{
/// Indicates the accelerometer generated interrupt by exceeding the x threshold.
NvOdmAccelerometerThresholdSource_X = 0,
/// Indicates the accelerometer generated interrupt by exceeding the y threshold.
NvOdmAccelerometerThresholdSource_Y,
/// Indicates the accelerometer generated interrupt by exceeding the z threshold.
NvOdmAccelerometerThresholdSource_Z,
NvOdmAccelerometerThresholdSource_Force32 = 0x7FFFFFFF
} NvOdmAccelerometerThresholdSource;
// Timeout for I2C transaction.
enum { I2C_ACCELRATOR_TRANSACTION_TIMEOUT = 1000 };
// Maximum number of packetsize supported by the I2C controller.
enum { I2C_ACCELRATOR_PACKET_SIZE = 8};
static NvU8 s_ReadBuffer[I2C_ACCELRATOR_PACKET_SIZE];
static NvU8 s_WriteBuffer[I2C_ACCELRATOR_PACKET_SIZE];
#define INT_EVENT_TIMEOUT 100
#define NV_ACCELEROMETER_BUS_I2C 0
#define NV_ACCELEROMETER_BUS_SPI_3 1
#define NV_ACCELEROMETER_BUS_SPI_4 2
/*
* Defines the way to read accelerometer registers.
*/
typedef NvBool
(*AccelerometerRegsRead)(
NvOdmAccelHandle hDevice,
NvU8 nRegOffset,
NvU8* nData,
NvU32 nLen);
/*
* Defines the way to write accelerometer registers.
*/
typedef NvBool
(*AccelerometerRegsWrite)(
NvOdmAccelHandle hDevice,
NvU8 nRegOffset,
NvU8* nData,
NvU32 nLen);
/*
* Holds register address and value pairs.
*/
typedef struct NvDevCtrlRegRec {
/// Holds the register offset.
NvU8 RegAddr;
/// Holds the value programmed into the upper address.
NvU8 RegValue;
} NvDevCtrlReg;
/*
* Max accelerometer registers number.
*/
#define ACCELEROMETER_CONTROL_REGS_MAX_LENGHT 100
/*
* Max accelerometer callback functions number.
*/
#define ACCELEROMETER_CALLBACK_ARRAY_LENGTH 5
typedef struct NvOdmAccelRec
{
// Specifies use I2C or SPI to configure accelerometer registers.
NvU8 nBusType;
// Specifies accelerometer device address, for example, I2C write address.
NvU8 nDevAddr;
// Specifies the initial value that make accelerometer work,
// ACCELEROMETER_CONTROL_REGS_MAX_LENGHT is always 100.
NvDevCtrlReg CtrlRegsList[ACCELEROMETER_CONTROL_REGS_MAX_LENGHT];
// Specifies the initial CtrlRegsList length.
NvU8 nLength;
// Specifies accelerometer chip ID.
NvU8 nChipID;
// Specifies the way to get accelerometer register information.
AccelerometerRegsRead RegsRead;
// Specifies the way to set accelerometer register information.
AccelerometerRegsWrite RegsWrite;
// Specifies I2C handle from the system.
NvOdmServicesI2cHandle hOdmI2C;
// Interrupt pin to ap15.
NvOdmServicesGpioHandle hGpioINT;
NvOdmGpioPinHandle hPinINT;
NvU32 GPIOPortINT;
NvU32 GPIOPinINT;
NvOdmOsSemaphoreHandle SemaphoreForINT;
NvOdmServicesGpioIntrHandle hGpioInterrupt;
NvOdmAccelIntType Data;
NvOdmServicesPmuHandle hPmu;
NvU32 VddId;
NvU32 I2CChannelId;
NvOdmAccelerometerCaps Caption;
NvOdmAccelPowerType PowerState;
// In real case, when the board put in frontispiece, the value from z axis
// should be g, but due to physical connect on different board, the axis
// should be remapped to the correct one.
NvOdmAccelAxisType AxisXMapping;
// If the physical direct is the same with our expection, the value
// should be set to 1, or else the value should be -1.
NvS32 AxisXDirection;
NvOdmAccelAxisType AxisYMapping;
NvS32 AxisYDirection;
NvOdmAccelAxisType AxisZMapping;
NvS32 AxisZDirection;
} NvOdmAccel;
#if defined(__cplusplus)
}
#endif
#endif
|
