summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/pwm.c
blob: a268c391cb27cda791cf096c655df980b18607f7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
/*
 * arch/arm/mach-tegra/pwm.c
 *
 * Tegra pulse-width-modulation controller driver
 *
 * Copyright (c) 2010, NVIDIA Corporation.
 * Based on arch/arm/plat-mxc/pwm.c by Sascha Hauer <s.hauer@pengutronix.de>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */

#include <linux/clk.h>
#include <linux/err.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/platform_device.h>
#include <linux/pwm.h>
#include <linux/slab.h>

#define PWM_ENABLE	(1 << 31)
#define PWM_DUTY_WIDTH	8
#define PWM_DUTY_SHIFT	16
#define PWM_SCALE_WIDTH	13
#define PWM_SCALE_SHIFT	0

struct pwm_device {
	struct list_head	node;
	struct platform_device	*pdev;

	const char		*label;
	struct clk		*clk;

	int			clk_enb;
	void __iomem		*mmio_base;

	unsigned int		in_use;
	unsigned int		id;
};

static DEFINE_MUTEX(pwm_lock);
static LIST_HEAD(pwm_list);

static inline int pwm_writel(struct pwm_device *pwm, unsigned long val)
{
	int rc;

	rc = clk_enable(pwm->clk);
	if (WARN_ON(rc))
		return rc;
	writel(val, pwm->mmio_base);
	clk_disable(pwm->clk);
	return 0;
}

int pwm_config(struct pwm_device *pwm, int duty_ns, int period_ns)
{
	unsigned long long c;
	unsigned long rate, hz;
	u32 val = 0;

	/* convert from duty_ns / period_ns to a fixed number of duty
	 * ticks per (1 << PWM_DUTY_WIDTH) cycles. */
	c = duty_ns * ((1 << PWM_DUTY_WIDTH) - 1);
	do_div(c, period_ns);

	val = (u32)c << PWM_DUTY_SHIFT;

	/* compute the prescaler value for which (1 << PWM_DUTY_WIDTH)
	 * cycles at the PWM clock rate will take period_ns nanoseconds. */
	rate = clk_get_rate(pwm->clk) >> PWM_DUTY_WIDTH;
	hz = 1000000000ul / period_ns;

	rate = (rate + (hz / 2)) / hz;

	if (rate >> PWM_SCALE_WIDTH)
		return -EINVAL;
        /* Due to the PWM divider is zero-based, we need to minus 1 to get desired frequency*/
	if (rate>0)
	    rate--;

	val |= (rate << PWM_SCALE_SHIFT);

	/* the struct clk may be shared across multiple PWM devices, so
	 * only enable the PWM if this device has been enabled */
	if (pwm->clk_enb)
		val |= PWM_ENABLE;

	return pwm_writel(pwm, val);
}
EXPORT_SYMBOL(pwm_config);

int pwm_enable(struct pwm_device *pwm)
{
	int rc = 0;

	mutex_lock(&pwm_lock);
	if (!pwm->clk_enb) {
		rc = clk_enable(pwm->clk);
		if (!rc) {
			u32 val = readl(pwm->mmio_base);
			writel(val | PWM_ENABLE, pwm->mmio_base);
			pwm->clk_enb = 1;
		}
	}
	mutex_unlock(&pwm_lock);

	return rc;
}
EXPORT_SYMBOL(pwm_enable);

void pwm_disable(struct pwm_device *pwm)
{
	mutex_lock(&pwm_lock);
	if (pwm->clk_enb) {
		u32 val = readl(pwm->mmio_base);
		writel(val & ~PWM_ENABLE, pwm->mmio_base);
		clk_disable(pwm->clk);
		pwm->clk_enb = 0;
	} else
		dev_warn(&pwm->pdev->dev, "%s called on disabled PWM\n",
			 __func__);
	mutex_unlock(&pwm_lock);
}
EXPORT_SYMBOL(pwm_disable);

struct pwm_device *pwm_request(int pwm_id, const char *label)
{
	struct pwm_device *pwm;
	int found = 0;

	mutex_lock(&pwm_lock);

	list_for_each_entry(pwm, &pwm_list, node) {
		if (pwm->id == pwm_id) {
			found = 1;
			break;
		}
	}

	if (found) {
		if (!pwm->in_use) {
			pwm->in_use = 1;
			pwm->label = label;
		} else
			pwm = ERR_PTR(-EBUSY);
	} else
		pwm = ERR_PTR(-ENOENT);

	mutex_unlock(&pwm_lock);

	return pwm;
}
EXPORT_SYMBOL(pwm_request);

void pwm_free(struct pwm_device *pwm)
{
	mutex_lock(&pwm_lock);
	if (pwm->in_use) {
		pwm->in_use = 0;
		pwm->label = NULL;
	} else
		dev_warn(&pwm->pdev->dev, "PWM device already freed\n");

	mutex_unlock(&pwm_lock);
}
EXPORT_SYMBOL(pwm_free);

static int tegra_pwm_probe(struct platform_device *pdev)
{
	struct pwm_device *pwm;
	struct resource *r;
	int ret;

	pwm = kzalloc(sizeof(*pwm), GFP_KERNEL);
	if (!pwm) {
		dev_err(&pdev->dev, "failed to allocate memory\n");
		return -ENOMEM;
	}
	pwm->clk = clk_get(&pdev->dev, NULL);

	if (IS_ERR(pwm->clk)) {
		ret = PTR_ERR(pwm->clk);
		goto err_free;
	}

	pwm->clk_enb = 0;
	pwm->in_use = 0;
	pwm->id = pdev->id;
	pwm->pdev = pdev;

	r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!r) {
		dev_err(&pdev->dev, "no memory resources defined\n");
		ret = -ENODEV;
		goto err_put_clk;
	}

	r = request_mem_region(r->start, resource_size(r), pdev->name);
	if (!r) {
		dev_err(&pdev->dev, "failed to request memory\n");
		ret = -EBUSY;
		goto err_put_clk;
	}

	pwm->mmio_base = ioremap(r->start, resource_size(r));
	if (!pwm->mmio_base) {
		dev_err(&pdev->dev, "failed to ioremap() region\n");
		ret = -ENODEV;
		goto err_free_mem;
	}

	platform_set_drvdata(pdev, pwm);

	mutex_lock(&pwm_lock);
	list_add_tail(&pwm->node, &pwm_list);
	mutex_unlock(&pwm_lock);

	return 0;

err_free_mem:
	release_mem_region(r->start, resource_size(r));
err_put_clk:
	clk_put(pwm->clk);
err_free:
	kfree(pwm);
	return ret;
}

static int __devexit tegra_pwm_remove(struct platform_device *pdev)
{
	struct pwm_device *pwm = platform_get_drvdata(pdev);
	struct resource *r;
	int rc;

	if (WARN_ON(!pwm))
		return -ENODEV;

	r = platform_get_resource(pdev, IORESOURCE_MEM, 0);

	mutex_lock(&pwm_lock);
	if (pwm->in_use) {
		mutex_unlock(&pwm_lock);
		return -EBUSY;
	}
	list_del(&pwm->node);
	mutex_unlock(&pwm_lock);

	rc = pwm_writel(pwm, 0);

	iounmap(pwm->mmio_base);
	release_mem_region(r->start, resource_size(r));

	if (pwm->clk_enb)
		clk_disable(pwm->clk);

	clk_put(pwm->clk);

	kfree(pwm);
	return rc;
}

static struct platform_driver tegra_pwm_driver = {
	.driver		= {
		.name	= "tegra_pwm",
	},
	.probe		= tegra_pwm_probe,
	.remove		= __devexit_p(tegra_pwm_remove),
};

static int __init tegra_pwm_init(void)
{
	return platform_driver_register(&tegra_pwm_driver);
}
subsys_initcall(tegra_pwm_init);

static void __exit tegra_pwm_exit(void)
{
	platform_driver_unregister(&tegra_pwm_driver);
}
module_exit(tegra_pwm_exit);

MODULE_LICENSE("GPL v2");
MODULE_AUTHOR("NVIDIA Corporation");