blob: 6d2f5f0776011c5a90e3f0935ed12c0cf36de796 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
|
/*
* Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef __WAKEUPS_H_
#define __WAKEUPS_H_
struct wake_mask_types {
u64 wake_mask_hi;
u64 wake_mask_lo;
u64 wake_mask_any;
};
/* sets 64-bit wake mask argument bits for wake sources given an irq */
int tegra_irq_to_wake(unsigned int irq, int flow_type,
struct wake_mask_types *wake_msk);
/*
* given wake source index, returns irq number or negative value for error
*/
int tegra_wake_to_irq(int wake);
/* disable selected wake source setting for particular board */
int tegra_disable_wake_source(int wake);
enum wake_polarity {
POLARITY_NONE = 0,
POLARITY_LEVEL_HI,
POLARITY_LEVEL_LO,
POLARITY_EDGE_ANY
};
struct tegra_wake_info {
int irq;
enum wake_polarity polarity;
};
#endif /* end __WAKEUPS_H_ */
|
