summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi
blob: 80dc000889bc5e4af07d4a1ca0bd7d5352088374 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2018 NXP
 *	Dong Aisheng <aisheng.dong@nxp.com>
 */

conn_subsys: bus@5b000000 {
	compatible = "simple-bus";
	#address-cells = <1>;
	#size-cells = <1>;
	ranges = <0x5b000000 0x0 0x5b000000 0x1000000>;

	conn_lpcg: clock-controller@5b200000 {
		compatible = "fsl,imx8qm-lpcg-conn", "fsl,imx8qxp-lpcg-conn";
		reg = <0x5b200000 0xb0000>;
		#clock-cells = <1>;
	};

	usbotg1: usb@5b0d0000 {
		compatible = "fsl,imx8qm-usb", "fsl,imx7ulp-usb",
			"fsl,imx27-usb";
		reg = <0x5b0d0000 0x200>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;
		fsl,usbphy = <&usbphy1>;
		fsl,usbmisc = <&usbmisc1 0>;
		clocks = <&conn_lpcg IMX_CONN_LPCG_USB2_AHB_CLK>;
		ahb-burst-config = <0x0>;
		tx-burst-size-dword = <0x10>;
		rx-burst-size-dword = <0x10>;
		power-domains = <&pd IMX_SC_R_USB_0>;
		status = "disabled";
	};

	usbmisc1: usbmisc@5b0d0200 {
		#index-cells = <1>;
		compatible = "fsl,imx7ulp-usbmisc", "fsl,imx6q-usbmisc";
		reg = <0x5b0d0200 0x200>;
	};

	usbphy1: usbphy@0x5b100000 {
		compatible = "fsl,imx8qm-usbphy", "fsl,imx7ulp-usbphy",
			"fsl,imx6ul-usbphy", "fsl,imx23-usbphy";
		reg = <0x5b100000 0x1000>;
		clocks = <&conn_lpcg IMX_CONN_LPCG_USB2_PHY_IPG_CLK>;
		power-domains = <&pd IMX_SC_R_USB_0_PHY>;
		status = "disabled";
	};

	usdhc1: mmc@5b010000 {
		compatible = "fsl,imx8qm-usdhc", "fsl,imx8qxp-usdhc";
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>;
		reg = <0x5b010000 0x10000>;
		clocks = <&conn_lpcg IMX_CONN_LPCG_SDHC0_IPG_CLK>,
			 <&conn_lpcg IMX_CONN_LPCG_SDHC0_PER_CLK>,
			 <&conn_lpcg IMX_CONN_LPCG_SDHC0_HCLK>;
		clock-names = "ipg", "per", "ahb";
		assigned-clocks = <&clk IMX_CONN_SDHC0_CLK>;
		assigned-clock-rates = <200000000>;
		power-domains = <&pd IMX_SC_R_SDHC_0>;
		fsl,tuning-start-tap = <20>;
		fsl,tuning-step= <2>;
		status = "disabled";
	};

	usdhc2: mmc@5b020000 {
		compatible = "fsl,imx8qm-usdhc", "fsl,imx8qxp-usdhc";
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>;
		reg = <0x5b020000 0x10000>;
		clocks = <&conn_lpcg IMX_CONN_LPCG_SDHC1_IPG_CLK>,
			 <&conn_lpcg IMX_CONN_LPCG_SDHC1_PER_CLK>,
			 <&conn_lpcg IMX_CONN_LPCG_SDHC1_HCLK>;
		clock-names = "ipg", "per", "ahb";
		assigned-clocks = <&clk IMX_CONN_SDHC1_CLK>;
		assigned-clock-rates = <200000000>;
		power-domains = <&pd IMX_SC_R_SDHC_1>;
		fsl,tuning-start-tap = <20>;
		fsl,tuning-step= <2>;
		status = "disabled";
	};

	usdhc3: mmc@5b030000 {
		compatible = "fsl,imx8qm-usdhc", "fsl,imx8qxp-usdhc";
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 234 IRQ_TYPE_LEVEL_HIGH>;
		reg = <0x5b030000 0x10000>;
		clocks = <&conn_lpcg IMX_CONN_LPCG_SDHC2_IPG_CLK>,
			 <&conn_lpcg IMX_CONN_LPCG_SDHC2_PER_CLK>,
			 <&conn_lpcg IMX_CONN_LPCG_SDHC2_HCLK>;
		clock-names = "ipg", "per", "ahb";
		assigned-clocks = <&clk IMX_CONN_SDHC2_CLK>;
		assigned-clock-rates = <200000000>;
		power-domains = <&pd IMX_SC_R_SDHC_2>;
		fsl,tuning-start-tap = <20>;
		fsl,tuning-step= <2>;
		status = "disabled";
	};

	fec1: ethernet@5b040000 {
		compatible = "fsl,imx8qm-fec", "fsl,imx6sx-fec";
		reg = <0x5b040000 0x10000>;
		interrupts = <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&conn_lpcg IMX_CONN_LPCG_ENET0_IPG_CLK>,
			 <&conn_lpcg IMX_CONN_LPCG_ENET0_AHB_CLK>,
			 <&conn_lpcg IMX_CONN_LPCG_ENET0_TX_CLK>,
			 <&conn_lpcg IMX_CONN_LPCG_ENET0_ROOT_CLK>;
		clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
		fsl,num-tx-queues=<3>;
		fsl,num-rx-queues=<3>;
		power-domains = <&pd IMX_SC_R_ENET_0>;
		status = "disabled";
	};

	fec2: ethernet@5b050000 {
		compatible = "fsl,imx8qm-fec", "fsl,imx6sx-fec";
		reg = <0x5b050000 0x10000>;
		interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&conn_lpcg IMX_CONN_LPCG_ENET1_IPG_CLK>,
			 <&conn_lpcg IMX_CONN_LPCG_ENET1_AHB_CLK>,
			 <&conn_lpcg IMX_CONN_LPCG_ENET1_TX_CLK>,
			 <&conn_lpcg IMX_CONN_LPCG_ENET1_ROOT_CLK>;
		clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
		fsl,num-tx-queues=<3>;
		fsl,num-rx-queues=<3>;
		power-domains = <&pd IMX_SC_R_ENET_1>;
		status = "disabled";
	};
};