1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2018 NXP
* Dong Aisheng <aisheng.dong@nxp.com>
*/
vpu_subsys: bus@2c000000 {
compatible = "simple-bus";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x2c000000 0x0 0x2c000000 0x2000000>;
vpu_lpcg: clock-controller@2d000000 {
compatible = "fsl,imx8qxp-lpcg-vpu";
reg = <0x2c000000 0x2000000>;
#clock-cells = <1>;
status = "disabled";
};
vpu_decoder: vpu_decoder@2c000000 {
compatible = "nxp,imx8qm-b0-vpudec", "nxp,imx8qxp-b0-vpudec";
reg = <0x2c000000 0x1000000>;
reg-names = "vpu_regs";
power-domains = <&pd IMX_SC_R_VPU_DEC_0>,
<&pd IMX_SC_R_VPU>;
power-domain-names = "vpudec", "vpu";
mbox-names = "tx0", "tx1", "rx";
mboxes = <&mu_m0 0 0
&mu_m0 0 1
&mu_m0 1 0>;
status = "disabled";
};
vpu_encoder: vpu_encoder@2d000000 {
compatible = "nxp,imx8qxp-b0-vpuenc";
reg = <0x2d000000 0x1000000>, /*VPU Encoder*/
<0x2c000000 0x2000000>; /*VPU*/
reg-names = "vpu_regs";
power-domains = <&pd IMX_SC_R_VPU_ENC_0>,
<&pd IMX_SC_R_VPU>;
power-domain-names = "vpuenc1", "vpu";
#address-cells = <1>;
#size-cells = <1>;
status = "disabled";
};
vpu_ts: vpu_ts@2c000000 {
compatible = "nxp,imx8qm-b0-vpu-ts";
reg = <0x2c000000 0x1000000>;
reg-names = "vpu_ts";
power-domains = <&pd IMX_SC_R_VPU_TS_0>,
<&pd IMX_SC_R_VPU>;
power-domain-names = "vputs", "vpu";
mbox-names = "ts_tx0", "ts_tx1", "ts_tx2", "ts_tx3",
"ts_rx0", "ts_rx1", "ts_rx2", "ts_rx3";
mboxes = <&mu3_m0 0 0
&mu3_m0 0 1
&mu3_m0 0 2
&mu3_m0 0 3
&mu3_m0 1 0
&mu3_m0 1 1
&mu3_m0 1 2
&mu3_m0 1 3>;
status = "disabled";
};
mu_m0: mailbox@2d000000 {
compatible = "fsl,imx8-mu0-vpu-m0", "fsl,imx6sx-mu";
reg = <0x2d000000 0x20000>;
interrupts = <GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH>;
#mbox-cells = <2>;
power-domains = <&pd IMX_SC_R_VPU_MU_0>;
power-domain-names = "vpumu0";
fsl,vpu_ap_mu_id = <16>;
status = "okay";
};
mu1_m0: mailbox@2d020000 {
compatible = "fsl,imx8-mu1-vpu-m0", "fsl,imx6sx-mu";
reg = <0x2d020000 0x20000>;
interrupts = <GIC_SPI 470 IRQ_TYPE_LEVEL_HIGH>;
fsl,vpu_ap_mu_id = <17>;
#mbox-cells = <2>;
power-domains = <&pd IMX_SC_R_VPU_MU_1>;
power-domain-names = "vpumu1";
status = "okay";
};
mu2_m0: mailbox@2d040000 {
compatible = "fsl,imx8-mu2-vpu-m0", "fsl,imx6sx-mu";
reg = <0x2d040000 0x20000>;
interrupts = <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH>;
fsl,vpu_ap_mu_id = <18>;
#mbox-cells = <2>;
power-domains = <&pd IMX_SC_R_VPU_MU_2>;
power-domain-names = "vpumu2";
status = "disabled";
};
mu3_m0: mailbox@2d060000 {
compatible = "fsl,imx8-mu3-vpu-m0", "fsl,imx6sx-mu";
reg = <0x2d060000 0x20000>;
interrupts = <GIC_SPI 475 IRQ_TYPE_LEVEL_HIGH>;
fsl,vpu_ap_mu_id = <19>;
#mbox-cells = <2>;
power-domains = <&pd IMX_SC_R_VPU_MU_3>;
power-domain-names = "vpumu3";
status = "disabled";
};
};
|
