blob: 32ac9ca1b6a0edad187e61904dc9e68b32ec9aaf (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2019 NXP
*/
/dts-v1/;
#include "imx8qm-mek.dts"
/delete-node/ &adv_bridge0;
/delete-node/ &adv_bridge1;
&mipi0_dphy {
status = "okay";
};
&mipi0_dsi_host {
status = "okay";
fsl,clock-drop-level = <2>;
panel@0 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "raydium,rm67191";
reg = <0>;
pinctrl-0 = <&pinctrl_mipi_dsi_0_1_en>;
pinctrl-names = "default";
reset-gpios = <&lsio_gpio1 7 GPIO_ACTIVE_LOW>;
dsi-lanes = <4>;
video-mode = <2>;
width-mm = <68>;
height-mm = <121>;
port@0 {
reg = <0>;
panel0_in: endpoint {
remote-endpoint = <&mipi0_panel_out>;
};
};
};
ports {
/delete-node/ port@1;
port@1 {
reg = <1>;
mipi0_panel_out: endpoint {
remote-endpoint = <&panel0_in>;
};
};
};
};
&mipi1_dphy {
status = "okay";
};
&mipi1_dsi_host {
status = "okay";
fsl,clock-drop-level = <2>;
panel@0 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "raydium,rm67191";
reg = <0>;
reset-gpios = <&lsio_gpio1 7 GPIO_ACTIVE_LOW>;
dsi-lanes = <4>;
video-mode = <2>;
width-mm = <68>;
height-mm = <121>;
port@0 {
reg = <0>;
panel1_in: endpoint {
remote-endpoint = <&mipi1_panel_out>;
};
};
};
ports {
/delete-node/ port@1;
port@1 {
reg = <1>;
mipi1_panel_out: endpoint {
remote-endpoint = <&panel1_in>;
};
};
};
};
&iomuxc {
pinctrl_mipi_dsi_0_1_en: mipi_dsi_0_1_en {
fsl,pins = <
IMX8QM_LVDS0_I2C0_SDA_LSIO_GPIO1_IO07 0x00000021
>;
};
};
|
