blob: cbe8afff4f622de64673a8aced2a4ef65e699503 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright 2022 NXP
*/
#include "imx93-11x11-evk.dts"
/ {
reg_audio_switch: regulator-audio-switch {
compatible = "regulator-fixed";
regulator-name = "audio-switch";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
gpio = <&adp5585gpio 2 GPIO_ACTIVE_HIGH>;
enable-active-high;
regulator-always-on;
};
sound-micfil {
status = "disabled";
};
sound-bt-sco {
status = "disabled";
};
sound-mqs {
compatible = "fsl,imx6sx-sdb-mqs",
"fsl,imx-audio-mqs";
model = "mqs-audio";
audio-cpu = <&sai1>;
audio-codec = <&mqs1>;
};
};
&sai1 {
#sound-dai-cells = <0>;
assigned-clocks = <&clk IMX93_CLK_SAI1>;
assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
assigned-clock-rates = <24576000>;
status = "okay";
};
&mqs1 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_mqs1>;
clocks = <&clk IMX93_CLK_MQS1_GATE>;
clock-names = "mclk";
status = "okay";
};
&micfil {
status = "disabled";
};
&iomuxc {
pinctrl_mqs1: mqs1grp {
fsl,pins = <
MX93_PAD_PDM_CLK__MQS1_LEFT 0x31e
MX93_PAD_PDM_BIT_STREAM0__MQS1_RIGHT 0x31e
>;
};
};
|
