blob: c215f2e7880920b1cea1b4b83ac3145b664b5451 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
|
// ------------------------------------------------------------------
// Copyright (c) 2004-2007 Atheros Corporation. All rights reserved.
//
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License version 2 as
// published by the Free Software Foundation;
//
// Software distributed under the License is distributed on an "AS
// IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or
// implied. See the License for the specific language governing
// rights and limitations under the License.
//
//
// ------------------------------------------------------------------
//===================================================================
// Author(s): ="Atheros"
//===================================================================
#ifndef _RTC_WLAN_REG_REG_H_
#define _RTC_WLAN_REG_REG_H_
#define WLAN_RESET_CONTROL_ADDRESS 0x00000000
#define WLAN_RESET_CONTROL_OFFSET 0x00000000
#define WLAN_RESET_CONTROL_DEBUG_UART_RST_MSB 14
#define WLAN_RESET_CONTROL_DEBUG_UART_RST_LSB 14
#define WLAN_RESET_CONTROL_DEBUG_UART_RST_MASK 0x00004000
#define WLAN_RESET_CONTROL_DEBUG_UART_RST_GET(x) (((x) & WLAN_RESET_CONTROL_DEBUG_UART_RST_MASK) >> WLAN_RESET_CONTROL_DEBUG_UART_RST_LSB)
#define WLAN_RESET_CONTROL_DEBUG_UART_RST_SET(x) (((x) << WLAN_RESET_CONTROL_DEBUG_UART_RST_LSB) & WLAN_RESET_CONTROL_DEBUG_UART_RST_MASK)
#define WLAN_RESET_CONTROL_BB_COLD_RST_MSB 13
#define WLAN_RESET_CONTROL_BB_COLD_RST_LSB 13
#define WLAN_RESET_CONTROL_BB_COLD_RST_MASK 0x00002000
#define WLAN_RESET_CONTROL_BB_COLD_RST_GET(x) (((x) & WLAN_RESET_CONTROL_BB_COLD_RST_MASK) >> WLAN_RESET_CONTROL_BB_COLD_RST_LSB)
#define WLAN_RESET_CONTROL_BB_COLD_RST_SET(x) (((x) << WLAN_RESET_CONTROL_BB_COLD_RST_LSB) & WLAN_RESET_CONTROL_BB_COLD_RST_MASK)
#define WLAN_RESET_CONTROL_BB_WARM_RST_MSB 12
#define WLAN_RESET_CONTROL_BB_WARM_RST_LSB 12
#define WLAN_RESET_CONTROL_BB_WARM_RST_MASK 0x00001000
#define WLAN_RESET_CONTROL_BB_WARM_RST_GET(x) (((x) & WLAN_RESET_CONTROL_BB_WARM_RST_MASK) >> WLAN_RESET_CONTROL_BB_WARM_RST_LSB)
#define WLAN_RESET_CONTROL_BB_WARM_RST_SET(x) (((x) << WLAN_RESET_CONTROL_BB_WARM_RST_LSB) & WLAN_RESET_CONTROL_BB_WARM_RST_MASK)
#define WLAN_RESET_CONTROL_CPU_INIT_RESET_MSB 11
#define WLAN_RESET_CONTROL_CPU_INIT_RESET_LSB 11
#define WLAN_RESET_CONTROL_CPU_INIT_RESET_MASK 0x00000800
#define WLAN_RESET_CONTROL_CPU_INIT_RESET_GET(x) (((x) & WLAN_RESET_CONTROL_CPU_INIT_RESET_MASK) >> WLAN_RESET_CONTROL_CPU_INIT_RESET_LSB)
#define WLAN_RESET_CONTROL_CPU_INIT_RESET_SET(x) (((x) << WLAN_RESET_CONTROL_CPU_INIT_RESET_LSB) & WLAN_RESET_CONTROL_CPU_INIT_RESET_MASK)
#define WLAN_RESET_CONTROL_VMC_REMAP_RESET_MSB 10
#define WLAN_RESET_CONTROL_VMC_REMAP_RESET_LSB 10
#define WLAN_RESET_CONTROL_VMC_REMAP_RESET_MASK 0x00000400
#define WLAN_RESET_CONTROL_VMC_REMAP_RESET_GET(x) (((x) & WLAN_RESET_CONTROL_VMC_REMAP_RESET_MASK) >> WLAN_RESET_CONTROL_VMC_REMAP_RESET_LSB)
#define WLAN_RESET_CONTROL_VMC_REMAP_RESET_SET(x) (((x) << WLAN_RESET_CONTROL_VMC_REMAP_RESET_LSB) & WLAN_RESET_CONTROL_VMC_REMAP_RESET_MASK)
#define WLAN_RESET_CONTROL_RST_OUT_MSB 9
#define WLAN_RESET_CONTROL_RST_OUT_LSB 9
#define WLAN_RESET_CONTROL_RST_OUT_MASK 0x00000200
#define WLAN_RESET_CONTROL_RST_OUT_GET(x) (((x) & WLAN_RESET_CONTROL_RST_OUT_MASK) >> WLAN_RESET_CONTROL_RST_OUT_LSB)
#define WLAN_RESET_CONTROL_RST_OUT_SET(x) (((x) << WLAN_RESET_CONTROL_RST_OUT_LSB) & WLAN_RESET_CONTROL_RST_OUT_MASK)
#define WLAN_RESET_CONTROL_COLD_RST_MSB 8
#define WLAN_RESET_CONTROL_COLD_RST_LSB 8
#define WLAN_RESET_CONTROL_COLD_RST_MASK 0x00000100
#define WLAN_RESET_CONTROL_COLD_RST_GET(x) (((x) & WLAN_RESET_CONTROL_COLD_RST_MASK) >> WLAN_RESET_CONTROL_COLD_RST_LSB)
#define WLAN_RESET_CONTROL_COLD_RST_SET(x) (((x) << WLAN_RESET_CONTROL_COLD_RST_LSB) & WLAN_RESET_CONTROL_COLD_RST_MASK)
#define WLAN_RESET_CONTROL_WARM_RST_MSB 7
#define WLAN_RESET_CONTROL_WARM_RST_LSB 7
#define WLAN_RESET_CONTROL_WARM_RST_MASK 0x00000080
#define WLAN_RESET_CONTROL_WARM_RST_GET(x) (((x) & WLAN_RESET_CONTROL_WARM_RST_MASK) >> WLAN_RESET_CONTROL_WARM_RST_LSB)
#define WLAN_RESET_CONTROL_WARM_RST_SET(x) (((x) << WLAN_RESET_CONTROL_WARM_RST_LSB) & WLAN_RESET_CONTROL_WARM_RST_MASK)
#define WLAN_RESET_CONTROL_CPU_WARM_RST_MSB 6
#define WLAN_RESET_CONTROL_CPU_WARM_RST_LSB 6
#define WLAN_RESET_CONTROL_CPU_WARM_RST_MASK 0x00000040
#define WLAN_RESET_CONTROL_CPU_WARM_RST_GET(x) (((x) & WLAN_RESET_CONTROL_CPU_WARM_RST_MASK) >> WLAN_RESET_CONTROL_CPU_WARM_RST_LSB)
#define WLAN_RESET_CONTROL_CPU_WARM_RST_SET(x) (((x) << WLAN_RESET_CONTROL_CPU_WARM_RST_LSB) & WLAN_RESET_CONTROL_CPU_WARM_RST_MASK)
#define WLAN_RESET_CONTROL_MAC_COLD_RST_MSB 5
#define WLAN_RESET_CONTROL_MAC_COLD_RST_LSB 5
#define WLAN_RESET_CONTROL_MAC_COLD_RST_MASK 0x00000020
#define WLAN_RESET_CONTROL_MAC_COLD_RST_GET(x) (((x) & WLAN_RESET_CONTROL_MAC_COLD_RST_MASK) >> WLAN_RESET_CONTROL_MAC_COLD_RST_LSB)
#define WLAN_RESET_CONTROL_MAC_COLD_RST_SET(x) (((x) << WLAN_RESET_CONTROL_MAC_COLD_RST_LSB) & WLAN_RESET_CONTROL_MAC_COLD_RST_MASK)
#define WLAN_RESET_CONTROL_MAC_WARM_RST_MSB 4
#define WLAN_RESET_CONTROL_MAC_WARM_RST_LSB 4
#define WLAN_RESET_CONTROL_MAC_WARM_RST_MASK 0x00000010
#define WLAN_RESET_CONTROL_MAC_WARM_RST_GET(x) (((x) & WLAN_RESET_CONTROL_MAC_WARM_RST_MASK) >> WLAN_RESET_CONTROL_MAC_WARM_RST_LSB)
#define WLAN_RESET_CONTROL_MAC_WARM_RST_SET(x) (((x) << WLAN_RESET_CONTROL_MAC_WARM_RST_LSB) & WLAN_RESET_CONTROL_MAC_WARM_RST_MASK)
#define WLAN_RESET_CONTROL_MBOX_RST_MSB 2
#define WLAN_RESET_CONTROL_MBOX_RST_LSB 2
#define WLAN_RESET_CONTROL_MBOX_RST_MASK 0x00000004
#define WLAN_RESET_CONTROL_MBOX_RST_GET(x) (((x) & WLAN_RESET_CONTROL_MBOX_RST_MASK) >> WLAN_RESET_CONTROL_MBOX_RST_LSB)
#define WLAN_RESET_CONTROL_MBOX_RST_SET(x) (((x) << WLAN_RESET_CONTROL_MBOX_RST_LSB) & WLAN_RESET_CONTROL_MBOX_RST_MASK)
#define WLAN_RESET_CONTROL_UART_RST_MSB 1
#define WLAN_RESET_CONTROL_UART_RST_LSB 1
#define WLAN_RESET_CONTROL_UART_RST_MASK 0x00000002
#define WLAN_RESET_CONTROL_UART_RST_GET(x) (((x) & WLAN_RESET_CONTROL_UART_RST_MASK) >> WLAN_RESET_CONTROL_UART_RST_LSB)
#define WLAN_RESET_CONTROL_UART_RST_SET(x) (((x) << WLAN_RESET_CONTROL_UART_RST_LSB) & WLAN_RESET_CONTROL_UART_RST_MASK)
#define WLAN_RESET_CONTROL_SI0_RST_MSB 0
#define WLAN_RESET_CONTROL_SI0_RST_LSB 0
#define WLAN_RESET_CONTROL_SI0_RST_MASK 0x00000001
#define WLAN_RESET_CONTROL_SI0_RST_GET(x) (((x) & WLAN_RESET_CONTROL_SI0_RST_MASK) >> WLAN_RESET_CONTROL_SI0_RST_LSB)
#define WLAN_RESET_CONTROL_SI0_RST_SET(x) (((x) << WLAN_RESET_CONTROL_SI0_RST_LSB) & WLAN_RESET_CONTROL_SI0_RST_MASK)
#define WLAN_XTAL_CONTROL_ADDRESS 0x00000004
#define WLAN_XTAL_CONTROL_OFFSET 0x00000004
#define WLAN_XTAL_CONTROL_TCXO_MSB 0
#define WLAN_XTAL_CONTROL_TCXO_LSB 0
#define WLAN_XTAL_CONTROL_TCXO_MASK 0x00000001
#define WLAN_XTAL_CONTROL_TCXO_GET(x) (((x) & WLAN_XTAL_CONTROL_TCXO_MASK) >> WLAN_XTAL_CONTROL_TCXO_LSB)
#define WLAN_XTAL_CONTROL_TCXO_SET(x) (((x) << WLAN_XTAL_CONTROL_TCXO_LSB) & WLAN_XTAL_CONTROL_TCXO_MASK)
#define WLAN_TCXO_DETECT_ADDRESS 0x00000008
#define WLAN_TCXO_DETECT_OFFSET 0x00000008
#define WLAN_TCXO_DETECT_PRESENT_MSB 0
#define WLAN_TCXO_DETECT_PRESENT_LSB 0
#define WLAN_TCXO_DETECT_PRESENT_MASK 0x00000001
#define WLAN_TCXO_DETECT_PRESENT_GET(x) (((x) & WLAN_TCXO_DETECT_PRESENT_MASK) >> WLAN_TCXO_DETECT_PRESENT_LSB)
#define WLAN_TCXO_DETECT_PRESENT_SET(x) (((x) << WLAN_TCXO_DETECT_PRESENT_LSB) & WLAN_TCXO_DETECT_PRESENT_MASK)
#define WLAN_XTAL_TEST_ADDRESS 0x0000000c
#define WLAN_XTAL_TEST_OFFSET 0x0000000c
#define WLAN_XTAL_TEST_NOTCXODET_MSB 0
#define WLAN_XTAL_TEST_NOTCXODET_LSB 0
#define WLAN_XTAL_TEST_NOTCXODET_MASK 0x00000001
#define WLAN_XTAL_TEST_NOTCXODET_GET(x) (((x) & WLAN_XTAL_TEST_NOTCXODET_MASK) >> WLAN_XTAL_TEST_NOTCXODET_LSB)
#define WLAN_XTAL_TEST_NOTCXODET_SET(x) (((x) << WLAN_XTAL_TEST_NOTCXODET_LSB) & WLAN_XTAL_TEST_NOTCXODET_MASK)
#define WLAN_QUADRATURE_ADDRESS 0x00000010
#define WLAN_QUADRATURE_OFFSET 0x00000010
#define WLAN_QUADRATURE_ADC_MSB 7
#define WLAN_QUADRATURE_ADC_LSB 4
#define WLAN_QUADRATURE_ADC_MASK 0x000000f0
#define WLAN_QUADRATURE_ADC_GET(x) (((x) & WLAN_QUADRATURE_ADC_MASK) >> WLAN_QUADRATURE_ADC_LSB)
#define WLAN_QUADRATURE_ADC_SET(x) (((x) << WLAN_QUADRATURE_ADC_LSB) & WLAN_QUADRATURE_ADC_MASK)
#define WLAN_QUADRATURE_SEL_MSB 2
#define WLAN_QUADRATURE_SEL_LSB 2
#define WLAN_QUADRATURE_SEL_MASK 0x00000004
#define WLAN_QUADRATURE_SEL_GET(x) (((x) & WLAN_QUADRATURE_SEL_MASK) >> WLAN_QUADRATURE_SEL_LSB)
#define WLAN_QUADRATURE_SEL_SET(x) (((x) << WLAN_QUADRATURE_SEL_LSB) & WLAN_QUADRATURE_SEL_MASK)
#define WLAN_QUADRATURE_DAC_MSB 1
#define WLAN_QUADRATURE_DAC_LSB 0
#define WLAN_QUADRATURE_DAC_MASK 0x00000003
#define WLAN_QUADRATURE_DAC_GET(x) (((x) & WLAN_QUADRATURE_DAC_MASK) >> WLAN_QUADRATURE_DAC_LSB)
#define WLAN_QUADRATURE_DAC_SET(x) (((x) << WLAN_QUADRATURE_DAC_LSB) & WLAN_QUADRATURE_DAC_MASK)
#define WLAN_PLL_CONTROL_ADDRESS 0x00000014
#define WLAN_PLL_CONTROL_OFFSET 0x00000014
#define WLAN_PLL_CONTROL_DIG_TEST_CLK_MSB 20
#define WLAN_PLL_CONTROL_DIG_TEST_CLK_LSB 20
#define WLAN_PLL_CONTROL_DIG_TEST_CLK_MASK 0x00100000
#define WLAN_PLL_CONTROL_DIG_TEST_CLK_GET(x) (((x) & WLAN_PLL_CONTROL_DIG_TEST_CLK_MASK) >> WLAN_PLL_CONTROL_DIG_TEST_CLK_LSB)
#define WLAN_PLL_CONTROL_DIG_TEST_CLK_SET(x) (((x) << WLAN_PLL_CONTROL_DIG_TEST_CLK_LSB) & WLAN_PLL_CONTROL_DIG_TEST_CLK_MASK)
#define WLAN_PLL_CONTROL_MAC_OVERRIDE_MSB 19
#define WLAN_PLL_CONTROL_MAC_OVERRIDE_LSB 19
#define WLAN_PLL_CONTROL_MAC_OVERRIDE_MASK 0x00080000
#define WLAN_PLL_CONTROL_MAC_OVERRIDE_GET(x) (((x) & WLAN_PLL_CONTROL_MAC_OVERRIDE_MASK) >> WLAN_PLL_CONTROL_MAC_OVERRIDE_LSB)
#define WLAN_PLL_CONTROL_MAC_OVERRIDE_SET(x) (((x) << WLAN_PLL_CONTROL_MAC_OVERRIDE_LSB) & WLAN_PLL_CONTROL_MAC_OVERRIDE_MASK)
#define WLAN_PLL_CONTROL_NOPWD_MSB 18
#define WLAN_PLL_CONTROL_NOPWD_LSB 18
#define WLAN_PLL_CONTROL_NOPWD_MASK 0x00040000
#define WLAN_PLL_CONTROL_NOPWD_GET(x) (((x) & WLAN_PLL_CONTROL_NOPWD_MASK) >> WLAN_PLL_CONTROL_NOPWD_LSB)
#define WLAN_PLL_CONTROL_NOPWD_SET(x) (((x) << WLAN_PLL_CONTROL_NOPWD_LSB) & WLAN_PLL_CONTROL_NOPWD_MASK)
#define WLAN_PLL_CONTROL_UPDATING_MSB 17
#define WLAN_PLL_CONTROL_UPDATING_LSB 17
#define WLAN_PLL_CONTROL_UPDATING_MASK 0x00020000
#define WLAN_PLL_CONTROL_UPDATING_GET(x) (((x) & WLAN_PLL_CONTROL_UPDATING_MASK) >> WLAN_PLL_CONTROL_UPDATING_LSB)
#define WLAN_PLL_CONTROL_UPDATING_SET(x) (((x) << WLAN_PLL_CONTROL_UPDATING_LSB) & WLAN_PLL_CONTROL_UPDATING_MASK)
#define WLAN_PLL_CONTROL_BYPASS_MSB 16
#define WLAN_PLL_CONTROL_BYPASS_LSB 16
#define WLAN_PLL_CONTROL_BYPASS_MASK 0x00010000
#define WLAN_PLL_CONTROL_BYPASS_GET(x) (((x) & WLAN_PLL_CONTROL_BYPASS_MASK) >> WLAN_PLL_CONTROL_BYPASS_LSB)
#define WLAN_PLL_CONTROL_BYPASS_SET(x) (((x) << WLAN_PLL_CONTROL_BYPASS_LSB) & WLAN_PLL_CONTROL_BYPASS_MASK)
#define WLAN_PLL_CONTROL_REFDIV_MSB 15
#define WLAN_PLL_CONTROL_REFDIV_LSB 12
#define WLAN_PLL_CONTROL_REFDIV_MASK 0x0000f000
#define WLAN_PLL_CONTROL_REFDIV_GET(x) (((x) & WLAN_PLL_CONTROL_REFDIV_MASK) >> WLAN_PLL_CONTROL_REFDIV_LSB)
#define WLAN_PLL_CONTROL_REFDIV_SET(x) (((x) << WLAN_PLL_CONTROL_REFDIV_LSB) & WLAN_PLL_CONTROL_REFDIV_MASK)
#define WLAN_PLL_CONTROL_DIV_MSB 9
#define WLAN_PLL_CONTROL_DIV_LSB 0
#define WLAN_PLL_CONTROL_DIV_MASK 0x000003ff
#define WLAN_PLL_CONTROL_DIV_GET(x) (((x) & WLAN_PLL_CONTROL_DIV_MASK) >> WLAN_PLL_CONTROL_DIV_LSB)
#define WLAN_PLL_CONTROL_DIV_SET(x) (((x) << WLAN_PLL_CONTROL_DIV_LSB) & WLAN_PLL_CONTROL_DIV_MASK)
#define WLAN_PLL_SETTLE_ADDRESS 0x00000018
#define WLAN_PLL_SETTLE_OFFSET 0x00000018
#define WLAN_PLL_SETTLE_TIME_MSB 11
#define WLAN_PLL_SETTLE_TIME_LSB 0
#define WLAN_PLL_SETTLE_TIME_MASK 0x00000fff
#define WLAN_PLL_SETTLE_TIME_GET(x) (((x) & WLAN_PLL_SETTLE_TIME_MASK) >> WLAN_PLL_SETTLE_TIME_LSB)
#define WLAN_PLL_SETTLE_TIME_SET(x) (((x) << WLAN_PLL_SETTLE_TIME_LSB) & WLAN_PLL_SETTLE_TIME_MASK)
#define WLAN_XTAL_SETTLE_ADDRESS 0x0000001c
#define WLAN_XTAL_SETTLE_OFFSET 0x0000001c
#define WLAN_XTAL_SETTLE_TIME_MSB 7
#define WLAN_XTAL_SETTLE_TIME_LSB 0
#define WLAN_XTAL_SETTLE_TIME_MASK 0x000000ff
#define WLAN_XTAL_SETTLE_TIME_GET(x) (((x) & WLAN_XTAL_SETTLE_TIME_MASK) >> WLAN_XTAL_SETTLE_TIME_LSB)
#define WLAN_XTAL_SETTLE_TIME_SET(x) (((x) << WLAN_XTAL_SETTLE_TIME_LSB) & WLAN_XTAL_SETTLE_TIME_MASK)
#define WLAN_CPU_CLOCK_ADDRESS 0x00000020
#define WLAN_CPU_CLOCK_OFFSET 0x00000020
#define WLAN_CPU_CLOCK_STANDARD_MSB 1
#define WLAN_CPU_CLOCK_STANDARD_LSB 0
#define WLAN_CPU_CLOCK_STANDARD_MASK 0x00000003
#define WLAN_CPU_CLOCK_STANDARD_GET(x) (((x) & WLAN_CPU_CLOCK_STANDARD_MASK) >> WLAN_CPU_CLOCK_STANDARD_LSB)
#define WLAN_CPU_CLOCK_STANDARD_SET(x) (((x) << WLAN_CPU_CLOCK_STANDARD_LSB) & WLAN_CPU_CLOCK_STANDARD_MASK)
#define WLAN_CLOCK_OUT_ADDRESS 0x00000024
#define WLAN_CLOCK_OUT_OFFSET 0x00000024
#define WLAN_CLOCK_OUT_SELECT_MSB 3
#define WLAN_CLOCK_OUT_SELECT_LSB 0
#define WLAN_CLOCK_OUT_SELECT_MASK 0x0000000f
#define WLAN_CLOCK_OUT_SELECT_GET(x) (((x) & WLAN_CLOCK_OUT_SELECT_MASK) >> WLAN_CLOCK_OUT_SELECT_LSB)
#define WLAN_CLOCK_OUT_SELECT_SET(x) (((x) << WLAN_CLOCK_OUT_SELECT_LSB) & WLAN_CLOCK_OUT_SELECT_MASK)
#define WLAN_CLOCK_CONTROL_ADDRESS 0x00000028
#define WLAN_CLOCK_CONTROL_OFFSET 0x00000028
#define WLAN_CLOCK_CONTROL_LF_CLK32_MSB 2
#define WLAN_CLOCK_CONTROL_LF_CLK32_LSB 2
#define WLAN_CLOCK_CONTROL_LF_CLK32_MASK 0x00000004
#define WLAN_CLOCK_CONTROL_LF_CLK32_GET(x) (((x) & WLAN_CLOCK_CONTROL_LF_CLK32_MASK) >> WLAN_CLOCK_CONTROL_LF_CLK32_LSB)
#define WLAN_CLOCK_CONTROL_LF_CLK32_SET(x) (((x) << WLAN_CLOCK_CONTROL_LF_CLK32_LSB) & WLAN_CLOCK_CONTROL_LF_CLK32_MASK)
#define WLAN_CLOCK_CONTROL_SI0_CLK_MSB 0
#define WLAN_CLOCK_CONTROL_SI0_CLK_LSB 0
#define WLAN_CLOCK_CONTROL_SI0_CLK_MASK 0x00000001
#define WLAN_CLOCK_CONTROL_SI0_CLK_GET(x) (((x) & WLAN_CLOCK_CONTROL_SI0_CLK_MASK) >> WLAN_CLOCK_CONTROL_SI0_CLK_LSB)
#define WLAN_CLOCK_CONTROL_SI0_CLK_SET(x) (((x) << WLAN_CLOCK_CONTROL_SI0_CLK_LSB) & WLAN_CLOCK_CONTROL_SI0_CLK_MASK)
#define WLAN_BIAS_OVERRIDE_ADDRESS 0x0000002c
#define WLAN_BIAS_OVERRIDE_OFFSET 0x0000002c
#define WLAN_BIAS_OVERRIDE_ON_MSB 0
#define WLAN_BIAS_OVERRIDE_ON_LSB 0
#define WLAN_BIAS_OVERRIDE_ON_MASK 0x00000001
#define WLAN_BIAS_OVERRIDE_ON_GET(x) (((x) & WLAN_BIAS_OVERRIDE_ON_MASK) >> WLAN_BIAS_OVERRIDE_ON_LSB)
#define WLAN_BIAS_OVERRIDE_ON_SET(x) (((x) << WLAN_BIAS_OVERRIDE_ON_LSB) & WLAN_BIAS_OVERRIDE_ON_MASK)
#define WLAN_WDT_CONTROL_ADDRESS 0x00000030
#define WLAN_WDT_CONTROL_OFFSET 0x00000030
#define WLAN_WDT_CONTROL_ACTION_MSB 2
#define WLAN_WDT_CONTROL_ACTION_LSB 0
#define WLAN_WDT_CONTROL_ACTION_MASK 0x00000007
#define WLAN_WDT_CONTROL_ACTION_GET(x) (((x) & WLAN_WDT_CONTROL_ACTION_MASK) >> WLAN_WDT_CONTROL_ACTION_LSB)
#define WLAN_WDT_CONTROL_ACTION_SET(x) (((x) << WLAN_WDT_CONTROL_ACTION_LSB) & WLAN_WDT_CONTROL_ACTION_MASK)
#define WLAN_WDT_STATUS_ADDRESS 0x00000034
#define WLAN_WDT_STATUS_OFFSET 0x00000034
#define WLAN_WDT_STATUS_INTERRUPT_MSB 0
#define WLAN_WDT_STATUS_INTERRUPT_LSB 0
#define WLAN_WDT_STATUS_INTERRUPT_MASK 0x00000001
#define WLAN_WDT_STATUS_INTERRUPT_GET(x) (((x) & WLAN_WDT_STATUS_INTERRUPT_MASK) >> WLAN_WDT_STATUS_INTERRUPT_LSB)
#define WLAN_WDT_STATUS_INTERRUPT_SET(x) (((x) << WLAN_WDT_STATUS_INTERRUPT_LSB) & WLAN_WDT_STATUS_INTERRUPT_MASK)
#define WLAN_WDT_ADDRESS 0x00000038
#define WLAN_WDT_OFFSET 0x00000038
#define WLAN_WDT_TARGET_MSB 21
#define WLAN_WDT_TARGET_LSB 0
#define WLAN_WDT_TARGET_MASK 0x003fffff
#define WLAN_WDT_TARGET_GET(x) (((x) & WLAN_WDT_TARGET_MASK) >> WLAN_WDT_TARGET_LSB)
#define WLAN_WDT_TARGET_SET(x) (((x) << WLAN_WDT_TARGET_LSB) & WLAN_WDT_TARGET_MASK)
#define WLAN_WDT_COUNT_ADDRESS 0x0000003c
#define WLAN_WDT_COUNT_OFFSET 0x0000003c
#define WLAN_WDT_COUNT_VALUE_MSB 21
#define WLAN_WDT_COUNT_VALUE_LSB 0
#define WLAN_WDT_COUNT_VALUE_MASK 0x003fffff
#define WLAN_WDT_COUNT_VALUE_GET(x) (((x) & WLAN_WDT_COUNT_VALUE_MASK) >> WLAN_WDT_COUNT_VALUE_LSB)
#define WLAN_WDT_COUNT_VALUE_SET(x) (((x) << WLAN_WDT_COUNT_VALUE_LSB) & WLAN_WDT_COUNT_VALUE_MASK)
#define WLAN_WDT_RESET_ADDRESS 0x00000040
#define WLAN_WDT_RESET_OFFSET 0x00000040
#define WLAN_WDT_RESET_VALUE_MSB 0
#define WLAN_WDT_RESET_VALUE_LSB 0
#define WLAN_WDT_RESET_VALUE_MASK 0x00000001
#define WLAN_WDT_RESET_VALUE_GET(x) (((x) & WLAN_WDT_RESET_VALUE_MASK) >> WLAN_WDT_RESET_VALUE_LSB)
#define WLAN_WDT_RESET_VALUE_SET(x) (((x) << WLAN_WDT_RESET_VALUE_LSB) & WLAN_WDT_RESET_VALUE_MASK)
#define WLAN_INT_STATUS_ADDRESS 0x00000044
#define WLAN_INT_STATUS_OFFSET 0x00000044
#define WLAN_INT_STATUS_HCI_UART_MSB 21
#define WLAN_INT_STATUS_HCI_UART_LSB 21
#define WLAN_INT_STATUS_HCI_UART_MASK 0x00200000
#define WLAN_INT_STATUS_HCI_UART_GET(x) (((x) & WLAN_INT_STATUS_HCI_UART_MASK) >> WLAN_INT_STATUS_HCI_UART_LSB)
#define WLAN_INT_STATUS_HCI_UART_SET(x) (((x) << WLAN_INT_STATUS_HCI_UART_LSB) & WLAN_INT_STATUS_HCI_UART_MASK)
#define WLAN_INT_STATUS_THERM_MSB 20
#define WLAN_INT_STATUS_THERM_LSB 20
#define WLAN_INT_STATUS_THERM_MASK 0x00100000
#define WLAN_INT_STATUS_THERM_GET(x) (((x) & WLAN_INT_STATUS_THERM_MASK) >> WLAN_INT_STATUS_THERM_LSB)
#define WLAN_INT_STATUS_THERM_SET(x) (((x) << WLAN_INT_STATUS_THERM_LSB) & WLAN_INT_STATUS_THERM_MASK)
#define WLAN_INT_STATUS_EFUSE_OVERWRITE_MSB 19
#define WLAN_INT_STATUS_EFUSE_OVERWRITE_LSB 19
#define WLAN_INT_STATUS_EFUSE_OVERWRITE_MASK 0x00080000
#define WLAN_INT_STATUS_EFUSE_OVERWRITE_GET(x) (((x) & WLAN_INT_STATUS_EFUSE_OVERWRITE_MASK) >> WLAN_INT_STATUS_EFUSE_OVERWRITE_LSB)
#define WLAN_INT_STATUS_EFUSE_OVERWRITE_SET(x) (((x) << WLAN_INT_STATUS_EFUSE_OVERWRITE_LSB) & WLAN_INT_STATUS_EFUSE_OVERWRITE_MASK)
#define WLAN_INT_STATUS_UART_MBOX_MSB 18
#define WLAN_INT_STATUS_UART_MBOX_LSB 18
#define WLAN_INT_STATUS_UART_MBOX_MASK 0x00040000
#define WLAN_INT_STATUS_UART_MBOX_GET(x) (((x) & WLAN_INT_STATUS_UART_MBOX_MASK) >> WLAN_INT_STATUS_UART_MBOX_LSB)
#define WLAN_INT_STATUS_UART_MBOX_SET(x) (((x) << WLAN_INT_STATUS_UART_MBOX_LSB) & WLAN_INT_STATUS_UART_MBOX_MASK)
#define WLAN_INT_STATUS_GENERIC_MBOX_MSB 17
#define WLAN_INT_STATUS_GENERIC_MBOX_LSB 17
#define WLAN_INT_STATUS_GENERIC_MBOX_MASK 0x00020000
#define WLAN_INT_STATUS_GENERIC_MBOX_GET(x) (((x) & WLAN_INT_STATUS_GENERIC_MBOX_MASK) >> WLAN_INT_STATUS_GENERIC_MBOX_LSB)
#define WLAN_INT_STATUS_GENERIC_MBOX_SET(x) (((x) << WLAN_INT_STATUS_GENERIC_MBOX_LSB) & WLAN_INT_STATUS_GENERIC_MBOX_MASK)
#define WLAN_INT_STATUS_RDMA_MSB 16
#define WLAN_INT_STATUS_RDMA_LSB 16
#define WLAN_INT_STATUS_RDMA_MASK 0x00010000
#define WLAN_INT_STATUS_RDMA_GET(x) (((x) & WLAN_INT_STATUS_RDMA_MASK) >> WLAN_INT_STATUS_RDMA_LSB)
#define WLAN_INT_STATUS_RDMA_SET(x) (((x) << WLAN_INT_STATUS_RDMA_LSB) & WLAN_INT_STATUS_RDMA_MASK)
#define WLAN_INT_STATUS_BTCOEX_MSB 15
#define WLAN_INT_STATUS_BTCOEX_LSB 15
#define WLAN_INT_STATUS_BTCOEX_MASK 0x00008000
#define WLAN_INT_STATUS_BTCOEX_GET(x) (((x) & WLAN_INT_STATUS_BTCOEX_MASK) >> WLAN_INT_STATUS_BTCOEX_LSB)
#define WLAN_INT_STATUS_BTCOEX_SET(x) (((x) << WLAN_INT_STATUS_BTCOEX_LSB) & WLAN_INT_STATUS_BTCOEX_MASK)
#define WLAN_INT_STATUS_RTC_POWER_MSB 14
#define WLAN_INT_STATUS_RTC_POWER_LSB 14
#define WLAN_INT_STATUS_RTC_POWER_MASK 0x00004000
#define WLAN_INT_STATUS_RTC_POWER_GET(x) (((x) & WLAN_INT_STATUS_RTC_POWER_MASK) >> WLAN_INT_STATUS_RTC_POWER_LSB)
#define WLAN_INT_STATUS_RTC_POWER_SET(x) (((x) << WLAN_INT_STATUS_RTC_POWER_LSB) & WLAN_INT_STATUS_RTC_POWER_MASK)
#define WLAN_INT_STATUS_MAC_MSB 13
#define WLAN_INT_STATUS_MAC_LSB 13
#define WLAN_INT_STATUS_MAC_MASK 0x00002000
#define WLAN_INT_STATUS_MAC_GET(x) (((x) & WLAN_INT_STATUS_MAC_MASK) >> WLAN_INT_STATUS_MAC_LSB)
#define WLAN_INT_STATUS_MAC_SET(x) (((x) << WLAN_INT_STATUS_MAC_LSB) & WLAN_INT_STATUS_MAC_MASK)
#define WLAN_INT_STATUS_MAILBOX_MSB 12
#define WLAN_INT_STATUS_MAILBOX_LSB 12
#define WLAN_INT_STATUS_MAILBOX_MASK 0x00001000
#define WLAN_INT_STATUS_MAILBOX_GET(x) (((x) & WLAN_INT_STATUS_MAILBOX_MASK) >> WLAN_INT_STATUS_MAILBOX_LSB)
#define WLAN_INT_STATUS_MAILBOX_SET(x) (((x) << WLAN_INT_STATUS_MAILBOX_LSB) & WLAN_INT_STATUS_MAILBOX_MASK)
#define WLAN_INT_STATUS_RTC_ALARM_MSB 11
#define WLAN_INT_STATUS_RTC_ALARM_LSB 11
#define WLAN_INT_STATUS_RTC_ALARM_MASK 0x00000800
#define WLAN_INT_STATUS_RTC_ALARM_GET(x) (((x) & WLAN_INT_STATUS_RTC_ALARM_MASK) >> WLAN_INT_STATUS_RTC_ALARM_LSB)
#define WLAN_INT_STATUS_RTC_ALARM_SET(x) (((x) << WLAN_INT_STATUS_RTC_ALARM_LSB) & WLAN_INT_STATUS_RTC_ALARM_MASK)
#define WLAN_INT_STATUS_HF_TIMER_MSB 10
#define WLAN_INT_STATUS_HF_TIMER_LSB 10
#define WLAN_INT_STATUS_HF_TIMER_MASK 0x00000400
#define WLAN_INT_STATUS_HF_TIMER_GET(x) (((x) & WLAN_INT_STATUS_HF_TIMER_MASK) >> WLAN_INT_STATUS_HF_TIMER_LSB)
#define WLAN_INT_STATUS_HF_TIMER_SET(x) (((x) << WLAN_INT_STATUS_HF_TIMER_LSB) & WLAN_INT_STATUS_HF_TIMER_MASK)
#define WLAN_INT_STATUS_LF_TIMER3_MSB 9
#define WLAN_INT_STATUS_LF_TIMER3_LSB 9
#define WLAN_INT_STATUS_LF_TIMER3_MASK 0x00000200
#define WLAN_INT_STATUS_LF_TIMER3_GET(x) (((x) & WLAN_INT_STATUS_LF_TIMER3_MASK) >> WLAN_INT_STATUS_LF_TIMER3_LSB)
#define WLAN_INT_STATUS_LF_TIMER3_SET(x) (((x) << WLAN_INT_STATUS_LF_TIMER3_LSB) & WLAN_INT_STATUS_LF_TIMER3_MASK)
#define WLAN_INT_STATUS_LF_TIMER2_MSB 8
#define WLAN_INT_STATUS_LF_TIMER2_LSB 8
#define WLAN_INT_STATUS_LF_TIMER2_MASK 0x00000100
#define WLAN_INT_STATUS_LF_TIMER2_GET(x) (((x) & WLAN_INT_STATUS_LF_TIMER2_MASK) >> WLAN_INT_STATUS_LF_TIMER2_LSB)
#define WLAN_INT_STATUS_LF_TIMER2_SET(x) (((x) << WLAN_INT_STATUS_LF_TIMER2_LSB) & WLAN_INT_STATUS_LF_TIMER2_MASK)
#define WLAN_INT_STATUS_LF_TIMER1_MSB 7
#define WLAN_INT_STATUS_LF_TIMER1_LSB 7
#define WLAN_INT_STATUS_LF_TIMER1_MASK 0x00000080
#define WLAN_INT_STATUS_LF_TIMER1_GET(x) (((x) & WLAN_INT_STATUS_LF_TIMER1_MASK) >> WLAN_INT_STATUS_LF_TIMER1_LSB)
#define WLAN_INT_STATUS_LF_TIMER1_SET(x) (((x) << WLAN_INT_STATUS_LF_TIMER1_LSB) & WLAN_INT_STATUS_LF_TIMER1_MASK)
#define WLAN_INT_STATUS_LF_TIMER0_MSB 6
#define WLAN_INT_STATUS_LF_TIMER0_LSB 6
#define WLAN_INT_STATUS_LF_TIMER0_MASK 0x00000040
#define WLAN_INT_STATUS_LF_TIMER0_GET(x) (((x) & WLAN_INT_STATUS_LF_TIMER0_MASK) >> WLAN_INT_STATUS_LF_TIMER0_LSB)
#define WLAN_INT_STATUS_LF_TIMER0_SET(x) (((x) << WLAN_INT_STATUS_LF_TIMER0_LSB) & WLAN_INT_STATUS_LF_TIMER0_MASK)
#define WLAN_INT_STATUS_KEYPAD_MSB 5
#define WLAN_INT_STATUS_KEYPAD_LSB 5
#define WLAN_INT_STATUS_KEYPAD_MASK 0x00000020
#define WLAN_INT_STATUS_KEYPAD_GET(x) (((x) & WLAN_INT_STATUS_KEYPAD_MASK) >> WLAN_INT_STATUS_KEYPAD_LSB)
#define WLAN_INT_STATUS_KEYPAD_SET(x) (((x) << WLAN_INT_STATUS_KEYPAD_LSB) & WLAN_INT_STATUS_KEYPAD_MASK)
#define WLAN_INT_STATUS_SI_MSB 4
#define WLAN_INT_STATUS_SI_LSB 4
#define WLAN_INT_STATUS_SI_MASK 0x00000010
#define WLAN_INT_STATUS_SI_GET(x) (((x) & WLAN_INT_STATUS_SI_MASK) >> WLAN_INT_STATUS_SI_LSB)
#define WLAN_INT_STATUS_SI_SET(x) (((x) << WLAN_INT_STATUS_SI_LSB) & WLAN_INT_STATUS_SI_MASK)
#define WLAN_INT_STATUS_GPIO_MSB 3
#define WLAN_INT_STATUS_GPIO_LSB 3
#define WLAN_INT_STATUS_GPIO_MASK 0x00000008
#define WLAN_INT_STATUS_GPIO_GET(x) (((x) & WLAN_INT_STATUS_GPIO_MASK) >> WLAN_INT_STATUS_GPIO_LSB)
#define WLAN_INT_STATUS_GPIO_SET(x) (((x) << WLAN_INT_STATUS_GPIO_LSB) & WLAN_INT_STATUS_GPIO_MASK)
#define WLAN_INT_STATUS_UART_MSB 2
#define WLAN_INT_STATUS_UART_LSB 2
#define WLAN_INT_STATUS_UART_MASK 0x00000004
#define WLAN_INT_STATUS_UART_GET(x) (((x) & WLAN_INT_STATUS_UART_MASK) >> WLAN_INT_STATUS_UART_LSB)
#define WLAN_INT_STATUS_UART_SET(x) (((x) << WLAN_INT_STATUS_UART_LSB) & WLAN_INT_STATUS_UART_MASK)
#define WLAN_INT_STATUS_ERROR_MSB 1
#define WLAN_INT_STATUS_ERROR_LSB 1
#define WLAN_INT_STATUS_ERROR_MASK 0x00000002
#define WLAN_INT_STATUS_ERROR_GET(x) (((x) & WLAN_INT_STATUS_ERROR_MASK) >> WLAN_INT_STATUS_ERROR_LSB)
#define WLAN_INT_STATUS_ERROR_SET(x) (((x) << WLAN_INT_STATUS_ERROR_LSB) & WLAN_INT_STATUS_ERROR_MASK)
#define WLAN_INT_STATUS_WDT_INT_MSB 0
#define WLAN_INT_STATUS_WDT_INT_LSB 0
#define WLAN_INT_STATUS_WDT_INT_MASK 0x00000001
#define WLAN_INT_STATUS_WDT_INT_GET(x) (((x) & WLAN_INT_STATUS_WDT_INT_MASK) >> WLAN_INT_STATUS_WDT_INT_LSB)
#define WLAN_INT_STATUS_WDT_INT_SET(x) (((x) << WLAN_INT_STATUS_WDT_INT_LSB) & WLAN_INT_STATUS_WDT_INT_MASK)
#define WLAN_LF_TIMER0_ADDRESS 0x00000048
#define WLAN_LF_TIMER0_OFFSET 0x00000048
#define WLAN_LF_TIMER0_TARGET_MSB 31
#define WLAN_LF_TIMER0_TARGET_LSB 0
#define WLAN_LF_TIMER0_TARGET_MASK 0xffffffff
#define WLAN_LF_TIMER0_TARGET_GET(x) (((x) & WLAN_LF_TIMER0_TARGET_MASK) >> WLAN_LF_TIMER0_TARGET_LSB)
#define WLAN_LF_TIMER0_TARGET_SET(x) (((x) << WLAN_LF_TIMER0_TARGET_LSB) & WLAN_LF_TIMER0_TARGET_MASK)
#define WLAN_LF_TIMER_COUNT0_ADDRESS 0x0000004c
#define WLAN_LF_TIMER_COUNT0_OFFSET 0x0000004c
#define WLAN_LF_TIMER_COUNT0_VALUE_MSB 31
#define WLAN_LF_TIMER_COUNT0_VALUE_LSB 0
#define WLAN_LF_TIMER_COUNT0_VALUE_MASK 0xffffffff
#define WLAN_LF_TIMER_COUNT0_VALUE_GET(x) (((x) & WLAN_LF_TIMER_COUNT0_VALUE_MASK) >> WLAN_LF_TIMER_COUNT0_VALUE_LSB)
#define WLAN_LF_TIMER_COUNT0_VALUE_SET(x) (((x) << WLAN_LF_TIMER_COUNT0_VALUE_LSB) & WLAN_LF_TIMER_COUNT0_VALUE_MASK)
#define WLAN_LF_TIMER_CONTROL0_ADDRESS 0x00000050
#define WLAN_LF_TIMER_CONTROL0_OFFSET 0x00000050
#define WLAN_LF_TIMER_CONTROL0_ENABLE_MSB 2
#define WLAN_LF_TIMER_CONTROL0_ENABLE_LSB 2
#define WLAN_LF_TIMER_CONTROL0_ENABLE_MASK 0x00000004
#define WLAN_LF_TIMER_CONTROL0_ENABLE_GET(x) (((x) & WLAN_LF_TIMER_CONTROL0_ENABLE_MASK) >> WLAN_LF_TIMER_CONTROL0_ENABLE_LSB)
#define WLAN_LF_TIMER_CONTROL0_ENABLE_SET(x) (((x) << WLAN_LF_TIMER_CONTROL0_ENABLE_LSB) & WLAN_LF_TIMER_CONTROL0_ENABLE_MASK)
#define WLAN_LF_TIMER_CONTROL0_AUTO_RESTART_MSB 1
#define WLAN_LF_TIMER_CONTROL0_AUTO_RESTART_LSB 1
#define WLAN_LF_TIMER_CONTROL0_AUTO_RESTART_MASK 0x00000002
#define WLAN_LF_TIMER_CONTROL0_AUTO_RESTART_GET(x) (((x) & WLAN_LF_TIMER_CONTROL0_AUTO_RESTART_MASK) >> WLAN_LF_TIMER_CONTROL0_AUTO_RESTART_LSB)
#define WLAN_LF_TIMER_CONTROL0_AUTO_RESTART_SET(x) (((x) << WLAN_LF_TIMER_CONTROL0_AUTO_RESTART_LSB) & WLAN_LF_TIMER_CONTROL0_AUTO_RESTART_MASK)
#define WLAN_LF_TIMER_CONTROL0_RESET_MSB 0
#define WLAN_LF_TIMER_CONTROL0_RESET_LSB 0
#define WLAN_LF_TIMER_CONTROL0_RESET_MASK 0x00000001
#define WLAN_LF_TIMER_CONTROL0_RESET_GET(x) (((x) & WLAN_LF_TIMER_CONTROL0_RESET_MASK) >> WLAN_LF_TIMER_CONTROL0_RESET_LSB)
#define WLAN_LF_TIMER_CONTROL0_RESET_SET(x) (((x) << WLAN_LF_TIMER_CONTROL0_RESET_LSB) & WLAN_LF_TIMER_CONTROL0_RESET_MASK)
#define WLAN_LF_TIMER_STATUS0_ADDRESS 0x00000054
#define WLAN_LF_TIMER_STATUS0_OFFSET 0x00000054
#define WLAN_LF_TIMER_STATUS0_INTERRUPT_MSB 0
#define WLAN_LF_TIMER_STATUS0_INTERRUPT_LSB 0
#define WLAN_LF_TIMER_STATUS0_INTERRUPT_MASK 0x00000001
#define WLAN_LF_TIMER_STATUS0_INTERRUPT_GET(x) (((x) & WLAN_LF_TIMER_STATUS0_INTERRUPT_MASK) >> WLAN_LF_TIMER_STATUS0_INTERRUPT_LSB)
#define WLAN_LF_TIMER_STATUS0_INTERRUPT_SET(x) (((x) << WLAN_LF_TIMER_STATUS0_INTERRUPT_LSB) & WLAN_LF_TIMER_STATUS0_INTERRUPT_MASK)
#define WLAN_LF_TIMER1_ADDRESS 0x00000058
#define WLAN_LF_TIMER1_OFFSET 0x00000058
#define WLAN_LF_TIMER1_TARGET_MSB 31
#define WLAN_LF_TIMER1_TARGET_LSB 0
#define WLAN_LF_TIMER1_TARGET_MASK 0xffffffff
#define WLAN_LF_TIMER1_TARGET_GET(x) (((x) & WLAN_LF_TIMER1_TARGET_MASK) >> WLAN_LF_TIMER1_TARGET_LSB)
#define WLAN_LF_TIMER1_TARGET_SET(x) (((x) << WLAN_LF_TIMER1_TARGET_LSB) & WLAN_LF_TIMER1_TARGET_MASK)
#define WLAN_LF_TIMER_COUNT1_ADDRESS 0x0000005c
#define WLAN_LF_TIMER_COUNT1_OFFSET 0x0000005c
#define WLAN_LF_TIMER_COUNT1_VALUE_MSB 31
#define WLAN_LF_TIMER_COUNT1_VALUE_LSB 0
#define WLAN_LF_TIMER_COUNT1_VALUE_MASK 0xffffffff
#define WLAN_LF_TIMER_COUNT1_VALUE_GET(x) (((x) & WLAN_LF_TIMER_COUNT1_VALUE_MASK) >> WLAN_LF_TIMER_COUNT1_VALUE_LSB)
#define WLAN_LF_TIMER_COUNT1_VALUE_SET(x) (((x) << WLAN_LF_TIMER_COUNT1_VALUE_LSB) & WLAN_LF_TIMER_COUNT1_VALUE_MASK)
#define WLAN_LF_TIMER_CONTROL1_ADDRESS 0x00000060
#define WLAN_LF_TIMER_CONTROL1_OFFSET 0x00000060
#define WLAN_LF_TIMER_CONTROL1_ENABLE_MSB 2
#define WLAN_LF_TIMER_CONTROL1_ENABLE_LSB 2
#define WLAN_LF_TIMER_CONTROL1_ENABLE_MASK 0x00000004
#define WLAN_LF_TIMER_CONTROL1_ENABLE_GET(x) (((x) & WLAN_LF_TIMER_CONTROL1_ENABLE_MASK) >> WLAN_LF_TIMER_CONTROL1_ENABLE_LSB)
#define WLAN_LF_TIMER_CONTROL1_ENABLE_SET(x) (((x) << WLAN_LF_TIMER_CONTROL1_ENABLE_LSB) & WLAN_LF_TIMER_CONTROL1_ENABLE_MASK)
#define WLAN_LF_TIMER_CONTROL1_AUTO_RESTART_MSB 1
#define WLAN_LF_TIMER_CONTROL1_AUTO_RESTART_LSB 1
#define WLAN_LF_TIMER_CONTROL1_AUTO_RESTART_MASK 0x00000002
#define WLAN_LF_TIMER_CONTROL1_AUTO_RESTART_GET(x) (((x) & WLAN_LF_TIMER_CONTROL1_AUTO_RESTART_MASK) >> WLAN_LF_TIMER_CONTROL1_AUTO_RESTART_LSB)
#define WLAN_LF_TIMER_CONTROL1_AUTO_RESTART_SET(x) (((x) << WLAN_LF_TIMER_CONTROL1_AUTO_RESTART_LSB) & WLAN_LF_TIMER_CONTROL1_AUTO_RESTART_MASK)
#define WLAN_LF_TIMER_CONTROL1_RESET_MSB 0
#define WLAN_LF_TIMER_CONTROL1_RESET_LSB 0
#define WLAN_LF_TIMER_CONTROL1_RESET_MASK 0x00000001
#define WLAN_LF_TIMER_CONTROL1_RESET_GET(x) (((x) & WLAN_LF_TIMER_CONTROL1_RESET_MASK) >> WLAN_LF_TIMER_CONTROL1_RESET_LSB)
#define WLAN_LF_TIMER_CONTROL1_RESET_SET(x) (((x) << WLAN_LF_TIMER_CONTROL1_RESET_LSB) & WLAN_LF_TIMER_CONTROL1_RESET_MASK)
#define WLAN_LF_TIMER_STATUS1_ADDRESS 0x00000064
#define WLAN_LF_TIMER_STATUS1_OFFSET 0x00000064
#define WLAN_LF_TIMER_STATUS1_INTERRUPT_MSB 0
#define WLAN_LF_TIMER_STATUS1_INTERRUPT_LSB 0
#define WLAN_LF_TIMER_STATUS1_INTERRUPT_MASK 0x00000001
#define WLAN_LF_TIMER_STATUS1_INTERRUPT_GET(x) (((x) & WLAN_LF_TIMER_STATUS1_INTERRUPT_MASK) >> WLAN_LF_TIMER_STATUS1_INTERRUPT_LSB)
#define WLAN_LF_TIMER_STATUS1_INTERRUPT_SET(x) (((x) << WLAN_LF_TIMER_STATUS1_INTERRUPT_LSB) & WLAN_LF_TIMER_STATUS1_INTERRUPT_MASK)
#define WLAN_LF_TIMER2_ADDRESS 0x00000068
#define WLAN_LF_TIMER2_OFFSET 0x00000068
#define WLAN_LF_TIMER2_TARGET_MSB 31
#define WLAN_LF_TIMER2_TARGET_LSB 0
#define WLAN_LF_TIMER2_TARGET_MASK 0xffffffff
#define WLAN_LF_TIMER2_TARGET_GET(x) (((x) & WLAN_LF_TIMER2_TARGET_MASK) >> WLAN_LF_TIMER2_TARGET_LSB)
#define WLAN_LF_TIMER2_TARGET_SET(x) (((x) << WLAN_LF_TIMER2_TARGET_LSB) & WLAN_LF_TIMER2_TARGET_MASK)
#define WLAN_LF_TIMER_COUNT2_ADDRESS 0x0000006c
#define WLAN_LF_TIMER_COUNT2_OFFSET 0x0000006c
#define WLAN_LF_TIMER_COUNT2_VALUE_MSB 31
#define WLAN_LF_TIMER_COUNT2_VALUE_LSB 0
#define WLAN_LF_TIMER_COUNT2_VALUE_MASK 0xffffffff
#define WLAN_LF_TIMER_COUNT2_VALUE_GET(x) (((x) & WLAN_LF_TIMER_COUNT2_VALUE_MASK) >> WLAN_LF_TIMER_COUNT2_VALUE_LSB)
#define WLAN_LF_TIMER_COUNT2_VALUE_SET(x) (((x) << WLAN_LF_TIMER_COUNT2_VALUE_LSB) & WLAN_LF_TIMER_COUNT2_VALUE_MASK)
#define WLAN_LF_TIMER_CONTROL2_ADDRESS 0x00000070
#define WLAN_LF_TIMER_CONTROL2_OFFSET 0x00000070
#define WLAN_LF_TIMER_CONTROL2_ENABLE_MSB 2
#define WLAN_LF_TIMER_CONTROL2_ENABLE_LSB 2
#define WLAN_LF_TIMER_CONTROL2_ENABLE_MASK 0x00000004
#define WLAN_LF_TIMER_CONTROL2_ENABLE_GET(x) (((x) & WLAN_LF_TIMER_CONTROL2_ENABLE_MASK) >> WLAN_LF_TIMER_CONTROL2_ENABLE_LSB)
#define WLAN_LF_TIMER_CONTROL2_ENABLE_SET(x) (((x) << WLAN_LF_TIMER_CONTROL2_ENABLE_LSB) & WLAN_LF_TIMER_CONTROL2_ENABLE_MASK)
#define WLAN_LF_TIMER_CONTROL2_AUTO_RESTART_MSB 1
#define WLAN_LF_TIMER_CONTROL2_AUTO_RESTART_LSB 1
#define WLAN_LF_TIMER_CONTROL2_AUTO_RESTART_MASK 0x00000002
#define WLAN_LF_TIMER_CONTROL2_AUTO_RESTART_GET(x) (((x) & WLAN_LF_TIMER_CONTROL2_AUTO_RESTART_MASK) >> WLAN_LF_TIMER_CONTROL2_AUTO_RESTART_LSB)
#define WLAN_LF_TIMER_CONTROL2_AUTO_RESTART_SET(x) (((x) << WLAN_LF_TIMER_CONTROL2_AUTO_RESTART_LSB) & WLAN_LF_TIMER_CONTROL2_AUTO_RESTART_MASK)
#define WLAN_LF_TIMER_CONTROL2_RESET_MSB 0
#define WLAN_LF_TIMER_CONTROL2_RESET_LSB 0
#define WLAN_LF_TIMER_CONTROL2_RESET_MASK 0x00000001
#define WLAN_LF_TIMER_CONTROL2_RESET_GET(x) (((x) & WLAN_LF_TIMER_CONTROL2_RESET_MASK) >> WLAN_LF_TIMER_CONTROL2_RESET_LSB)
#define WLAN_LF_TIMER_CONTROL2_RESET_SET(x) (((x) << WLAN_LF_TIMER_CONTROL2_RESET_LSB) & WLAN_LF_TIMER_CONTROL2_RESET_MASK)
#define WLAN_LF_TIMER_STATUS2_ADDRESS 0x00000074
#define WLAN_LF_TIMER_STATUS2_OFFSET 0x00000074
#define WLAN_LF_TIMER_STATUS2_INTERRUPT_MSB 0
#define WLAN_LF_TIMER_STATUS2_INTERRUPT_LSB 0
#define WLAN_LF_TIMER_STATUS2_INTERRUPT_MASK 0x00000001
#define WLAN_LF_TIMER_STATUS2_INTERRUPT_GET(x) (((x) & WLAN_LF_TIMER_STATUS2_INTERRUPT_MASK) >> WLAN_LF_TIMER_STATUS2_INTERRUPT_LSB)
#define WLAN_LF_TIMER_STATUS2_INTERRUPT_SET(x) (((x) << WLAN_LF_TIMER_STATUS2_INTERRUPT_LSB) & WLAN_LF_TIMER_STATUS2_INTERRUPT_MASK)
#define WLAN_LF_TIMER3_ADDRESS 0x00000078
#define WLAN_LF_TIMER3_OFFSET 0x00000078
#define WLAN_LF_TIMER3_TARGET_MSB 31
#define WLAN_LF_TIMER3_TARGET_LSB 0
#define WLAN_LF_TIMER3_TARGET_MASK 0xffffffff
#define WLAN_LF_TIMER3_TARGET_GET(x) (((x) & WLAN_LF_TIMER3_TARGET_MASK) >> WLAN_LF_TIMER3_TARGET_LSB)
#define WLAN_LF_TIMER3_TARGET_SET(x) (((x) << WLAN_LF_TIMER3_TARGET_LSB) & WLAN_LF_TIMER3_TARGET_MASK)
#define WLAN_LF_TIMER_COUNT3_ADDRESS 0x0000007c
#define WLAN_LF_TIMER_COUNT3_OFFSET 0x0000007c
#define WLAN_LF_TIMER_COUNT3_VALUE_MSB 31
#define WLAN_LF_TIMER_COUNT3_VALUE_LSB 0
#define WLAN_LF_TIMER_COUNT3_VALUE_MASK 0xffffffff
#define WLAN_LF_TIMER_COUNT3_VALUE_GET(x) (((x) & WLAN_LF_TIMER_COUNT3_VALUE_MASK) >> WLAN_LF_TIMER_COUNT3_VALUE_LSB)
#define WLAN_LF_TIMER_COUNT3_VALUE_SET(x) (((x) << WLAN_LF_TIMER_COUNT3_VALUE_LSB) & WLAN_LF_TIMER_COUNT3_VALUE_MASK)
#define WLAN_LF_TIMER_CONTROL3_ADDRESS 0x00000080
#define WLAN_LF_TIMER_CONTROL3_OFFSET 0x00000080
#define WLAN_LF_TIMER_CONTROL3_ENABLE_MSB 2
#define WLAN_LF_TIMER_CONTROL3_ENABLE_LSB 2
#define WLAN_LF_TIMER_CONTROL3_ENABLE_MASK 0x00000004
#define WLAN_LF_TIMER_CONTROL3_ENABLE_GET(x) (((x) & WLAN_LF_TIMER_CONTROL3_ENABLE_MASK) >> WLAN_LF_TIMER_CONTROL3_ENABLE_LSB)
#define WLAN_LF_TIMER_CONTROL3_ENABLE_SET(x) (((x) << WLAN_LF_TIMER_CONTROL3_ENABLE_LSB) & WLAN_LF_TIMER_CONTROL3_ENABLE_MASK)
#define WLAN_LF_TIMER_CONTROL3_AUTO_RESTART_MSB 1
#define WLAN_LF_TIMER_CONTROL3_AUTO_RESTART_LSB 1
#define WLAN_LF_TIMER_CONTROL3_AUTO_RESTART_MASK 0x00000002
#define WLAN_LF_TIMER_CONTROL3_AUTO_RESTART_GET(x) (((x) & WLAN_LF_TIMER_CONTROL3_AUTO_RESTART_MASK) >> WLAN_LF_TIMER_CONTROL3_AUTO_RESTART_LSB)
#define WLAN_LF_TIMER_CONTROL3_AUTO_RESTART_SET(x) (((x) << WLAN_LF_TIMER_CONTROL3_AUTO_RESTART_LSB) & WLAN_LF_TIMER_CONTROL3_AUTO_RESTART_MASK)
#define WLAN_LF_TIMER_CONTROL3_RESET_MSB 0
#define WLAN_LF_TIMER_CONTROL3_RESET_LSB 0
#define WLAN_LF_TIMER_CONTROL3_RESET_MASK 0x00000001
#define WLAN_LF_TIMER_CONTROL3_RESET_GET(x) (((x) & WLAN_LF_TIMER_CONTROL3_RESET_MASK) >> WLAN_LF_TIMER_CONTROL3_RESET_LSB)
#define WLAN_LF_TIMER_CONTROL3_RESET_SET(x) (((x) << WLAN_LF_TIMER_CONTROL3_RESET_LSB) & WLAN_LF_TIMER_CONTROL3_RESET_MASK)
#define WLAN_LF_TIMER_STATUS3_ADDRESS 0x00000084
#define WLAN_LF_TIMER_STATUS3_OFFSET 0x00000084
#define WLAN_LF_TIMER_STATUS3_INTERRUPT_MSB 0
#define WLAN_LF_TIMER_STATUS3_INTERRUPT_LSB 0
#define WLAN_LF_TIMER_STATUS3_INTERRUPT_MASK 0x00000001
#define WLAN_LF_TIMER_STATUS3_INTERRUPT_GET(x) (((x) & WLAN_LF_TIMER_STATUS3_INTERRUPT_MASK) >> WLAN_LF_TIMER_STATUS3_INTERRUPT_LSB)
#define WLAN_LF_TIMER_STATUS3_INTERRUPT_SET(x) (((x) << WLAN_LF_TIMER_STATUS3_INTERRUPT_LSB) & WLAN_LF_TIMER_STATUS3_INTERRUPT_MASK)
#define WLAN_HF_TIMER_ADDRESS 0x00000088
#define WLAN_HF_TIMER_OFFSET 0x00000088
#define WLAN_HF_TIMER_TARGET_MSB 31
#define WLAN_HF_TIMER_TARGET_LSB 12
#define WLAN_HF_TIMER_TARGET_MASK 0xfffff000
#define WLAN_HF_TIMER_TARGET_GET(x) (((x) & WLAN_HF_TIMER_TARGET_MASK) >> WLAN_HF_TIMER_TARGET_LSB)
#define WLAN_HF_TIMER_TARGET_SET(x) (((x) << WLAN_HF_TIMER_TARGET_LSB) & WLAN_HF_TIMER_TARGET_MASK)
#define WLAN_HF_TIMER_COUNT_ADDRESS 0x0000008c
#define WLAN_HF_TIMER_COUNT_OFFSET 0x0000008c
#define WLAN_HF_TIMER_COUNT_VALUE_MSB 31
#define WLAN_HF_TIMER_COUNT_VALUE_LSB 12
#define WLAN_HF_TIMER_COUNT_VALUE_MASK 0xfffff000
#define WLAN_HF_TIMER_COUNT_VALUE_GET(x) (((x) & WLAN_HF_TIMER_COUNT_VALUE_MASK) >> WLAN_HF_TIMER_COUNT_VALUE_LSB)
#define WLAN_HF_TIMER_COUNT_VALUE_SET(x) (((x) << WLAN_HF_TIMER_COUNT_VALUE_LSB) & WLAN_HF_TIMER_COUNT_VALUE_MASK)
#define WLAN_HF_LF_COUNT_ADDRESS 0x00000090
#define WLAN_HF_LF_COUNT_OFFSET 0x00000090
#define WLAN_HF_LF_COUNT_VALUE_MSB 31
#define WLAN_HF_LF_COUNT_VALUE_LSB 0
#define WLAN_HF_LF_COUNT_VALUE_MASK 0xffffffff
#define WLAN_HF_LF_COUNT_VALUE_GET(x) (((x) & WLAN_HF_LF_COUNT_VALUE_MASK) >> WLAN_HF_LF_COUNT_VALUE_LSB)
#define WLAN_HF_LF_COUNT_VALUE_SET(x) (((x) << WLAN_HF_LF_COUNT_VALUE_LSB) & WLAN_HF_LF_COUNT_VALUE_MASK)
#define WLAN_HF_TIMER_CONTROL_ADDRESS 0x00000094
#define WLAN_HF_TIMER_CONTROL_OFFSET 0x00000094
#define WLAN_HF_TIMER_CONTROL_ENABLE_MSB 3
#define WLAN_HF_TIMER_CONTROL_ENABLE_LSB 3
#define WLAN_HF_TIMER_CONTROL_ENABLE_MASK 0x00000008
#define WLAN_HF_TIMER_CONTROL_ENABLE_GET(x) (((x) & WLAN_HF_TIMER_CONTROL_ENABLE_MASK) >> WLAN_HF_TIMER_CONTROL_ENABLE_LSB)
#define WLAN_HF_TIMER_CONTROL_ENABLE_SET(x) (((x) << WLAN_HF_TIMER_CONTROL_ENABLE_LSB) & WLAN_HF_TIMER_CONTROL_ENABLE_MASK)
#define WLAN_HF_TIMER_CONTROL_ON_MSB 2
#define WLAN_HF_TIMER_CONTROL_ON_LSB 2
#define WLAN_HF_TIMER_CONTROL_ON_MASK 0x00000004
#define WLAN_HF_TIMER_CONTROL_ON_GET(x) (((x) & WLAN_HF_TIMER_CONTROL_ON_MASK) >> WLAN_HF_TIMER_CONTROL_ON_LSB)
#define WLAN_HF_TIMER_CONTROL_ON_SET(x) (((x) << WLAN_HF_TIMER_CONTROL_ON_LSB) & WLAN_HF_TIMER_CONTROL_ON_MASK)
#define WLAN_HF_TIMER_CONTROL_AUTO_RESTART_MSB 1
#define WLAN_HF_TIMER_CONTROL_AUTO_RESTART_LSB 1
#define WLAN_HF_TIMER_CONTROL_AUTO_RESTART_MASK 0x00000002
#define WLAN_HF_TIMER_CONTROL_AUTO_RESTART_GET(x) (((x) & WLAN_HF_TIMER_CONTROL_AUTO_RESTART_MASK) >> WLAN_HF_TIMER_CONTROL_AUTO_RESTART_LSB)
#define WLAN_HF_TIMER_CONTROL_AUTO_RESTART_SET(x) (((x) << WLAN_HF_TIMER_CONTROL_AUTO_RESTART_LSB) & WLAN_HF_TIMER_CONTROL_AUTO_RESTART_MASK)
#define WLAN_HF_TIMER_CONTROL_RESET_MSB 0
#define WLAN_HF_TIMER_CONTROL_RESET_LSB 0
#define WLAN_HF_TIMER_CONTROL_RESET_MASK 0x00000001
#define WLAN_HF_TIMER_CONTROL_RESET_GET(x) (((x) & WLAN_HF_TIMER_CONTROL_RESET_MASK) >> WLAN_HF_TIMER_CONTROL_RESET_LSB)
#define WLAN_HF_TIMER_CONTROL_RESET_SET(x) (((x) << WLAN_HF_TIMER_CONTROL_RESET_LSB) & WLAN_HF_TIMER_CONTROL_RESET_MASK)
#define WLAN_HF_TIMER_STATUS_ADDRESS 0x00000098
#define WLAN_HF_TIMER_STATUS_OFFSET 0x00000098
#define WLAN_HF_TIMER_STATUS_INTERRUPT_MSB 0
#define WLAN_HF_TIMER_STATUS_INTERRUPT_LSB 0
#define WLAN_HF_TIMER_STATUS_INTERRUPT_MASK 0x00000001
#define WLAN_HF_TIMER_STATUS_INTERRUPT_GET(x) (((x) & WLAN_HF_TIMER_STATUS_INTERRUPT_MASK) >> WLAN_HF_TIMER_STATUS_INTERRUPT_LSB)
#define WLAN_HF_TIMER_STATUS_INTERRUPT_SET(x) (((x) << WLAN_HF_TIMER_STATUS_INTERRUPT_LSB) & WLAN_HF_TIMER_STATUS_INTERRUPT_MASK)
#define WLAN_RTC_CONTROL_ADDRESS 0x0000009c
#define WLAN_RTC_CONTROL_OFFSET 0x0000009c
#define WLAN_RTC_CONTROL_ENABLE_MSB 2
#define WLAN_RTC_CONTROL_ENABLE_LSB 2
#define WLAN_RTC_CONTROL_ENABLE_MASK 0x00000004
#define WLAN_RTC_CONTROL_ENABLE_GET(x) (((x) & WLAN_RTC_CONTROL_ENABLE_MASK) >> WLAN_RTC_CONTROL_ENABLE_LSB)
#define WLAN_RTC_CONTROL_ENABLE_SET(x) (((x) << WLAN_RTC_CONTROL_ENABLE_LSB) & WLAN_RTC_CONTROL_ENABLE_MASK)
#define WLAN_RTC_CONTROL_LOAD_RTC_MSB 1
#define WLAN_RTC_CONTROL_LOAD_RTC_LSB 1
#define WLAN_RTC_CONTROL_LOAD_RTC_MASK 0x00000002
#define WLAN_RTC_CONTROL_LOAD_RTC_GET(x) (((x) & WLAN_RTC_CONTROL_LOAD_RTC_MASK) >> WLAN_RTC_CONTROL_LOAD_RTC_LSB)
#define WLAN_RTC_CONTROL_LOAD_RTC_SET(x) (((x) << WLAN_RTC_CONTROL_LOAD_RTC_LSB) & WLAN_RTC_CONTROL_LOAD_RTC_MASK)
#define WLAN_RTC_CONTROL_LOAD_ALARM_MSB 0
#define WLAN_RTC_CONTROL_LOAD_ALARM_LSB 0
#define WLAN_RTC_CONTROL_LOAD_ALARM_MASK 0x00000001
#define WLAN_RTC_CONTROL_LOAD_ALARM_GET(x) (((x) & WLAN_RTC_CONTROL_LOAD_ALARM_MASK) >> WLAN_RTC_CONTROL_LOAD_ALARM_LSB)
#define WLAN_RTC_CONTROL_LOAD_ALARM_SET(x) (((x) << WLAN_RTC_CONTROL_LOAD_ALARM_LSB) & WLAN_RTC_CONTROL_LOAD_ALARM_MASK)
#define WLAN_RTC_TIME_ADDRESS 0x000000a0
#define WLAN_RTC_TIME_OFFSET 0x000000a0
#define WLAN_RTC_TIME_WEEK_DAY_MSB 26
#define WLAN_RTC_TIME_WEEK_DAY_LSB 24
#define WLAN_RTC_TIME_WEEK_DAY_MASK 0x07000000
#define WLAN_RTC_TIME_WEEK_DAY_GET(x) (((x) & WLAN_RTC_TIME_WEEK_DAY_MASK) >> WLAN_RTC_TIME_WEEK_DAY_LSB)
#define WLAN_RTC_TIME_WEEK_DAY_SET(x) (((x) << WLAN_RTC_TIME_WEEK_DAY_LSB) & WLAN_RTC_TIME_WEEK_DAY_MASK)
#define WLAN_RTC_TIME_HOUR_MSB 21
#define WLAN_RTC_TIME_HOUR_LSB 16
#define WLAN_RTC_TIME_HOUR_MASK 0x003f0000
#define WLAN_RTC_TIME_HOUR_GET(x) (((x) & WLAN_RTC_TIME_HOUR_MASK) >> WLAN_RTC_TIME_HOUR_LSB)
#define WLAN_RTC_TIME_HOUR_SET(x) (((x) << WLAN_RTC_TIME_HOUR_LSB) & WLAN_RTC_TIME_HOUR_MASK)
#define WLAN_RTC_TIME_MINUTE_MSB 14
#define WLAN_RTC_TIME_MINUTE_LSB 8
#define WLAN_RTC_TIME_MINUTE_MASK 0x00007f00
#define WLAN_RTC_TIME_MINUTE_GET(x) (((x) & WLAN_RTC_TIME_MINUTE_MASK) >> WLAN_RTC_TIME_MINUTE_LSB)
#define WLAN_RTC_TIME_MINUTE_SET(x) (((x) << WLAN_RTC_TIME_MINUTE_LSB) & WLAN_RTC_TIME_MINUTE_MASK)
#define WLAN_RTC_TIME_SECOND_MSB 6
#define WLAN_RTC_TIME_SECOND_LSB 0
#define WLAN_RTC_TIME_SECOND_MASK 0x0000007f
#define WLAN_RTC_TIME_SECOND_GET(x) (((x) & WLAN_RTC_TIME_SECOND_MASK) >> WLAN_RTC_TIME_SECOND_LSB)
#define WLAN_RTC_TIME_SECOND_SET(x) (((x) << WLAN_RTC_TIME_SECOND_LSB) & WLAN_RTC_TIME_SECOND_MASK)
#define WLAN_RTC_DATE_ADDRESS 0x000000a4
#define WLAN_RTC_DATE_OFFSET 0x000000a4
#define WLAN_RTC_DATE_YEAR_MSB 23
#define WLAN_RTC_DATE_YEAR_LSB 16
#define WLAN_RTC_DATE_YEAR_MASK 0x00ff0000
#define WLAN_RTC_DATE_YEAR_GET(x) (((x) & WLAN_RTC_DATE_YEAR_MASK) >> WLAN_RTC_DATE_YEAR_LSB)
#define WLAN_RTC_DATE_YEAR_SET(x) (((x) << WLAN_RTC_DATE_YEAR_LSB) & WLAN_RTC_DATE_YEAR_MASK)
#define WLAN_RTC_DATE_MONTH_MSB 12
#define WLAN_RTC_DATE_MONTH_LSB 8
#define WLAN_RTC_DATE_MONTH_MASK 0x00001f00
#define WLAN_RTC_DATE_MONTH_GET(x) (((x) & WLAN_RTC_DATE_MONTH_MASK) >> WLAN_RTC_DATE_MONTH_LSB)
#define WLAN_RTC_DATE_MONTH_SET(x) (((x) << WLAN_RTC_DATE_MONTH_LSB) & WLAN_RTC_DATE_MONTH_MASK)
#define WLAN_RTC_DATE_MONTH_DAY_MSB 5
#define WLAN_RTC_DATE_MONTH_DAY_LSB 0
#define WLAN_RTC_DATE_MONTH_DAY_MASK 0x0000003f
#define WLAN_RTC_DATE_MONTH_DAY_GET(x) (((x) & WLAN_RTC_DATE_MONTH_DAY_MASK) >> WLAN_RTC_DATE_MONTH_DAY_LSB)
#define WLAN_RTC_DATE_MONTH_DAY_SET(x) (((x) << WLAN_RTC_DATE_MONTH_DAY_LSB) & WLAN_RTC_DATE_MONTH_DAY_MASK)
#define WLAN_RTC_SET_TIME_ADDRESS 0x000000a8
#define WLAN_RTC_SET_TIME_OFFSET 0x000000a8
#define WLAN_RTC_SET_TIME_WEEK_DAY_MSB 26
#define WLAN_RTC_SET_TIME_WEEK_DAY_LSB 24
#define WLAN_RTC_SET_TIME_WEEK_DAY_MASK 0x07000000
#define WLAN_RTC_SET_TIME_WEEK_DAY_GET(x) (((x) & WLAN_RTC_SET_TIME_WEEK_DAY_MASK) >> WLAN_RTC_SET_TIME_WEEK_DAY_LSB)
#define WLAN_RTC_SET_TIME_WEEK_DAY_SET(x) (((x) << WLAN_RTC_SET_TIME_WEEK_DAY_LSB) & WLAN_RTC_SET_TIME_WEEK_DAY_MASK)
#define WLAN_RTC_SET_TIME_HOUR_MSB 21
#define WLAN_RTC_SET_TIME_HOUR_LSB 16
#define WLAN_RTC_SET_TIME_HOUR_MASK 0x003f0000
#define WLAN_RTC_SET_TIME_HOUR_GET(x) (((x) & WLAN_RTC_SET_TIME_HOUR_MASK) >> WLAN_RTC_SET_TIME_HOUR_LSB)
#define WLAN_RTC_SET_TIME_HOUR_SET(x) (((x) << WLAN_RTC_SET_TIME_HOUR_LSB) & WLAN_RTC_SET_TIME_HOUR_MASK)
#define WLAN_RTC_SET_TIME_MINUTE_MSB 14
#define WLAN_RTC_SET_TIME_MINUTE_LSB 8
#define WLAN_RTC_SET_TIME_MINUTE_MASK 0x00007f00
#define WLAN_RTC_SET_TIME_MINUTE_GET(x) (((x) & WLAN_RTC_SET_TIME_MINUTE_MASK) >> WLAN_RTC_SET_TIME_MINUTE_LSB)
#define WLAN_RTC_SET_TIME_MINUTE_SET(x) (((x) << WLAN_RTC_SET_TIME_MINUTE_LSB) & WLAN_RTC_SET_TIME_MINUTE_MASK)
#define WLAN_RTC_SET_TIME_SECOND_MSB 6
#define WLAN_RTC_SET_TIME_SECOND_LSB 0
#define WLAN_RTC_SET_TIME_SECOND_MASK 0x0000007f
#define WLAN_RTC_SET_TIME_SECOND_GET(x) (((x) & WLAN_RTC_SET_TIME_SECOND_MASK) >> WLAN_RTC_SET_TIME_SECOND_LSB)
#define WLAN_RTC_SET_TIME_SECOND_SET(x) (((x) << WLAN_RTC_SET_TIME_SECOND_LSB) & WLAN_RTC_SET_TIME_SECOND_MASK)
#define WLAN_RTC_SET_DATE_ADDRESS 0x000000ac
#define WLAN_RTC_SET_DATE_OFFSET 0x000000ac
#define WLAN_RTC_SET_DATE_YEAR_MSB 23
#define WLAN_RTC_SET_DATE_YEAR_LSB 16
#define WLAN_RTC_SET_DATE_YEAR_MASK 0x00ff0000
#define WLAN_RTC_SET_DATE_YEAR_GET(x) (((x) & WLAN_RTC_SET_DATE_YEAR_MASK) >> WLAN_RTC_SET_DATE_YEAR_LSB)
#define WLAN_RTC_SET_DATE_YEAR_SET(x) (((x) << WLAN_RTC_SET_DATE_YEAR_LSB) & WLAN_RTC_SET_DATE_YEAR_MASK)
#define WLAN_RTC_SET_DATE_MONTH_MSB 12
#define WLAN_RTC_SET_DATE_MONTH_LSB 8
#define WLAN_RTC_SET_DATE_MONTH_MASK 0x00001f00
#define WLAN_RTC_SET_DATE_MONTH_GET(x) (((x) & WLAN_RTC_SET_DATE_MONTH_MASK) >> WLAN_RTC_SET_DATE_MONTH_LSB)
#define WLAN_RTC_SET_DATE_MONTH_SET(x) (((x) << WLAN_RTC_SET_DATE_MONTH_LSB) & WLAN_RTC_SET_DATE_MONTH_MASK)
#define WLAN_RTC_SET_DATE_MONTH_DAY_MSB 5
#define WLAN_RTC_SET_DATE_MONTH_DAY_LSB 0
#define WLAN_RTC_SET_DATE_MONTH_DAY_MASK 0x0000003f
#define WLAN_RTC_SET_DATE_MONTH_DAY_GET(x) (((x) & WLAN_RTC_SET_DATE_MONTH_DAY_MASK) >> WLAN_RTC_SET_DATE_MONTH_DAY_LSB)
#define WLAN_RTC_SET_DATE_MONTH_DAY_SET(x) (((x) << WLAN_RTC_SET_DATE_MONTH_DAY_LSB) & WLAN_RTC_SET_DATE_MONTH_DAY_MASK)
#define WLAN_RTC_SET_ALARM_ADDRESS 0x000000b0
#define WLAN_RTC_SET_ALARM_OFFSET 0x000000b0
#define WLAN_RTC_SET_ALARM_HOUR_MSB 21
#define WLAN_RTC_SET_ALARM_HOUR_LSB 16
#define WLAN_RTC_SET_ALARM_HOUR_MASK 0x003f0000
#define WLAN_RTC_SET_ALARM_HOUR_GET(x) (((x) & WLAN_RTC_SET_ALARM_HOUR_MASK) >> WLAN_RTC_SET_ALARM_HOUR_LSB)
#define WLAN_RTC_SET_ALARM_HOUR_SET(x) (((x) << WLAN_RTC_SET_ALARM_HOUR_LSB) & WLAN_RTC_SET_ALARM_HOUR_MASK)
#define WLAN_RTC_SET_ALARM_MINUTE_MSB 14
#define WLAN_RTC_SET_ALARM_MINUTE_LSB 8
#define WLAN_RTC_SET_ALARM_MINUTE_MASK 0x00007f00
#define WLAN_RTC_SET_ALARM_MINUTE_GET(x) (((x) & WLAN_RTC_SET_ALARM_MINUTE_MASK) >> WLAN_RTC_SET_ALARM_MINUTE_LSB)
#define WLAN_RTC_SET_ALARM_MINUTE_SET(x) (((x) << WLAN_RTC_SET_ALARM_MINUTE_LSB) & WLAN_RTC_SET_ALARM_MINUTE_MASK)
#define WLAN_RTC_SET_ALARM_SECOND_MSB 6
#define WLAN_RTC_SET_ALARM_SECOND_LSB 0
#define WLAN_RTC_SET_ALARM_SECOND_MASK 0x0000007f
#define WLAN_RTC_SET_ALARM_SECOND_GET(x) (((x) & WLAN_RTC_SET_ALARM_SECOND_MASK) >> WLAN_RTC_SET_ALARM_SECOND_LSB)
#define WLAN_RTC_SET_ALARM_SECOND_SET(x) (((x) << WLAN_RTC_SET_ALARM_SECOND_LSB) & WLAN_RTC_SET_ALARM_SECOND_MASK)
#define WLAN_RTC_CONFIG_ADDRESS 0x000000b4
#define WLAN_RTC_CONFIG_OFFSET 0x000000b4
#define WLAN_RTC_CONFIG_BCD_MSB 2
#define WLAN_RTC_CONFIG_BCD_LSB 2
#define WLAN_RTC_CONFIG_BCD_MASK 0x00000004
#define WLAN_RTC_CONFIG_BCD_GET(x) (((x) & WLAN_RTC_CONFIG_BCD_MASK) >> WLAN_RTC_CONFIG_BCD_LSB)
#define WLAN_RTC_CONFIG_BCD_SET(x) (((x) << WLAN_RTC_CONFIG_BCD_LSB) & WLAN_RTC_CONFIG_BCD_MASK)
#define WLAN_RTC_CONFIG_TWELVE_HOUR_MSB 1
#define WLAN_RTC_CONFIG_TWELVE_HOUR_LSB 1
#define WLAN_RTC_CONFIG_TWELVE_HOUR_MASK 0x00000002
#define WLAN_RTC_CONFIG_TWELVE_HOUR_GET(x) (((x) & WLAN_RTC_CONFIG_TWELVE_HOUR_MASK) >> WLAN_RTC_CONFIG_TWELVE_HOUR_LSB)
#define WLAN_RTC_CONFIG_TWELVE_HOUR_SET(x) (((x) << WLAN_RTC_CONFIG_TWELVE_HOUR_LSB) & WLAN_RTC_CONFIG_TWELVE_HOUR_MASK)
#define WLAN_RTC_CONFIG_DSE_MSB 0
#define WLAN_RTC_CONFIG_DSE_LSB 0
#define WLAN_RTC_CONFIG_DSE_MASK 0x00000001
#define WLAN_RTC_CONFIG_DSE_GET(x) (((x) & WLAN_RTC_CONFIG_DSE_MASK) >> WLAN_RTC_CONFIG_DSE_LSB)
#define WLAN_RTC_CONFIG_DSE_SET(x) (((x) << WLAN_RTC_CONFIG_DSE_LSB) & WLAN_RTC_CONFIG_DSE_MASK)
#define WLAN_RTC_ALARM_STATUS_ADDRESS 0x000000b8
#define WLAN_RTC_ALARM_STATUS_OFFSET 0x000000b8
#define WLAN_RTC_ALARM_STATUS_ENABLE_MSB 1
#define WLAN_RTC_ALARM_STATUS_ENABLE_LSB 1
#define WLAN_RTC_ALARM_STATUS_ENABLE_MASK 0x00000002
#define WLAN_RTC_ALARM_STATUS_ENABLE_GET(x) (((x) & WLAN_RTC_ALARM_STATUS_ENABLE_MASK) >> WLAN_RTC_ALARM_STATUS_ENABLE_LSB)
#define WLAN_RTC_ALARM_STATUS_ENABLE_SET(x) (((x) << WLAN_RTC_ALARM_STATUS_ENABLE_LSB) & WLAN_RTC_ALARM_STATUS_ENABLE_MASK)
#define WLAN_RTC_ALARM_STATUS_INTERRUPT_MSB 0
#define WLAN_RTC_ALARM_STATUS_INTERRUPT_LSB 0
#define WLAN_RTC_ALARM_STATUS_INTERRUPT_MASK 0x00000001
#define WLAN_RTC_ALARM_STATUS_INTERRUPT_GET(x) (((x) & WLAN_RTC_ALARM_STATUS_INTERRUPT_MASK) >> WLAN_RTC_ALARM_STATUS_INTERRUPT_LSB)
#define WLAN_RTC_ALARM_STATUS_INTERRUPT_SET(x) (((x) << WLAN_RTC_ALARM_STATUS_INTERRUPT_LSB) & WLAN_RTC_ALARM_STATUS_INTERRUPT_MASK)
#define WLAN_UART_WAKEUP_ADDRESS 0x000000bc
#define WLAN_UART_WAKEUP_OFFSET 0x000000bc
#define WLAN_UART_WAKEUP_ENABLE_MSB 0
#define WLAN_UART_WAKEUP_ENABLE_LSB 0
#define WLAN_UART_WAKEUP_ENABLE_MASK 0x00000001
#define WLAN_UART_WAKEUP_ENABLE_GET(x) (((x) & WLAN_UART_WAKEUP_ENABLE_MASK) >> WLAN_UART_WAKEUP_ENABLE_LSB)
#define WLAN_UART_WAKEUP_ENABLE_SET(x) (((x) << WLAN_UART_WAKEUP_ENABLE_LSB) & WLAN_UART_WAKEUP_ENABLE_MASK)
#define WLAN_RESET_CAUSE_ADDRESS 0x000000c0
#define WLAN_RESET_CAUSE_OFFSET 0x000000c0
#define WLAN_RESET_CAUSE_LAST_MSB 2
#define WLAN_RESET_CAUSE_LAST_LSB 0
#define WLAN_RESET_CAUSE_LAST_MASK 0x00000007
#define WLAN_RESET_CAUSE_LAST_GET(x) (((x) & WLAN_RESET_CAUSE_LAST_MASK) >> WLAN_RESET_CAUSE_LAST_LSB)
#define WLAN_RESET_CAUSE_LAST_SET(x) (((x) << WLAN_RESET_CAUSE_LAST_LSB) & WLAN_RESET_CAUSE_LAST_MASK)
#define WLAN_SYSTEM_SLEEP_ADDRESS 0x000000c4
#define WLAN_SYSTEM_SLEEP_OFFSET 0x000000c4
#define WLAN_SYSTEM_SLEEP_HOST_IF_MSB 4
#define WLAN_SYSTEM_SLEEP_HOST_IF_LSB 4
#define WLAN_SYSTEM_SLEEP_HOST_IF_MASK 0x00000010
#define WLAN_SYSTEM_SLEEP_HOST_IF_GET(x) (((x) & WLAN_SYSTEM_SLEEP_HOST_IF_MASK) >> WLAN_SYSTEM_SLEEP_HOST_IF_LSB)
#define WLAN_SYSTEM_SLEEP_HOST_IF_SET(x) (((x) << WLAN_SYSTEM_SLEEP_HOST_IF_LSB) & WLAN_SYSTEM_SLEEP_HOST_IF_MASK)
#define WLAN_SYSTEM_SLEEP_MBOX_MSB 3
#define WLAN_SYSTEM_SLEEP_MBOX_LSB 3
#define WLAN_SYSTEM_SLEEP_MBOX_MASK 0x00000008
#define WLAN_SYSTEM_SLEEP_MBOX_GET(x) (((x) & WLAN_SYSTEM_SLEEP_MBOX_MASK) >> WLAN_SYSTEM_SLEEP_MBOX_LSB)
#define WLAN_SYSTEM_SLEEP_MBOX_SET(x) (((x) << WLAN_SYSTEM_SLEEP_MBOX_LSB) & WLAN_SYSTEM_SLEEP_MBOX_MASK)
#define WLAN_SYSTEM_SLEEP_MAC_IF_MSB 2
#define WLAN_SYSTEM_SLEEP_MAC_IF_LSB 2
#define WLAN_SYSTEM_SLEEP_MAC_IF_MASK 0x00000004
#define WLAN_SYSTEM_SLEEP_MAC_IF_GET(x) (((x) & WLAN_SYSTEM_SLEEP_MAC_IF_MASK) >> WLAN_SYSTEM_SLEEP_MAC_IF_LSB)
#define WLAN_SYSTEM_SLEEP_MAC_IF_SET(x) (((x) << WLAN_SYSTEM_SLEEP_MAC_IF_LSB) & WLAN_SYSTEM_SLEEP_MAC_IF_MASK)
#define WLAN_SYSTEM_SLEEP_LIGHT_MSB 1
#define WLAN_SYSTEM_SLEEP_LIGHT_LSB 1
#define WLAN_SYSTEM_SLEEP_LIGHT_MASK 0x00000002
#define WLAN_SYSTEM_SLEEP_LIGHT_GET(x) (((x) & WLAN_SYSTEM_SLEEP_LIGHT_MASK) >> WLAN_SYSTEM_SLEEP_LIGHT_LSB)
#define WLAN_SYSTEM_SLEEP_LIGHT_SET(x) (((x) << WLAN_SYSTEM_SLEEP_LIGHT_LSB) & WLAN_SYSTEM_SLEEP_LIGHT_MASK)
#define WLAN_SYSTEM_SLEEP_DISABLE_MSB 0
#define WLAN_SYSTEM_SLEEP_DISABLE_LSB 0
#define WLAN_SYSTEM_SLEEP_DISABLE_MASK 0x00000001
#define WLAN_SYSTEM_SLEEP_DISABLE_GET(x) (((x) & WLAN_SYSTEM_SLEEP_DISABLE_MASK) >> WLAN_SYSTEM_SLEEP_DISABLE_LSB)
#define WLAN_SYSTEM_SLEEP_DISABLE_SET(x) (((x) << WLAN_SYSTEM_SLEEP_DISABLE_LSB) & WLAN_SYSTEM_SLEEP_DISABLE_MASK)
#define WLAN_SDIO_WRAPPER_ADDRESS 0x000000c8
#define WLAN_SDIO_WRAPPER_OFFSET 0x000000c8
#define WLAN_SDIO_WRAPPER_SLEEP_MSB 3
#define WLAN_SDIO_WRAPPER_SLEEP_LSB 3
#define WLAN_SDIO_WRAPPER_SLEEP_MASK 0x00000008
#define WLAN_SDIO_WRAPPER_SLEEP_GET(x) (((x) & WLAN_SDIO_WRAPPER_SLEEP_MASK) >> WLAN_SDIO_WRAPPER_SLEEP_LSB)
#define WLAN_SDIO_WRAPPER_SLEEP_SET(x) (((x) << WLAN_SDIO_WRAPPER_SLEEP_LSB) & WLAN_SDIO_WRAPPER_SLEEP_MASK)
#define WLAN_SDIO_WRAPPER_WAKEUP_MSB 2
#define WLAN_SDIO_WRAPPER_WAKEUP_LSB 2
#define WLAN_SDIO_WRAPPER_WAKEUP_MASK 0x00000004
#define WLAN_SDIO_WRAPPER_WAKEUP_GET(x) (((x) & WLAN_SDIO_WRAPPER_WAKEUP_MASK) >> WLAN_SDIO_WRAPPER_WAKEUP_LSB)
#define WLAN_SDIO_WRAPPER_WAKEUP_SET(x) (((x) << WLAN_SDIO_WRAPPER_WAKEUP_LSB) & WLAN_SDIO_WRAPPER_WAKEUP_MASK)
#define WLAN_SDIO_WRAPPER_SOC_ON_MSB 1
#define WLAN_SDIO_WRAPPER_SOC_ON_LSB 1
#define WLAN_SDIO_WRAPPER_SOC_ON_MASK 0x00000002
#define WLAN_SDIO_WRAPPER_SOC_ON_GET(x) (((x) & WLAN_SDIO_WRAPPER_SOC_ON_MASK) >> WLAN_SDIO_WRAPPER_SOC_ON_LSB)
#define WLAN_SDIO_WRAPPER_SOC_ON_SET(x) (((x) << WLAN_SDIO_WRAPPER_SOC_ON_LSB) & WLAN_SDIO_WRAPPER_SOC_ON_MASK)
#define WLAN_SDIO_WRAPPER_ON_MSB 0
#define WLAN_SDIO_WRAPPER_ON_LSB 0
#define WLAN_SDIO_WRAPPER_ON_MASK 0x00000001
#define WLAN_SDIO_WRAPPER_ON_GET(x) (((x) & WLAN_SDIO_WRAPPER_ON_MASK) >> WLAN_SDIO_WRAPPER_ON_LSB)
#define WLAN_SDIO_WRAPPER_ON_SET(x) (((x) << WLAN_SDIO_WRAPPER_ON_LSB) & WLAN_SDIO_WRAPPER_ON_MASK)
#define WLAN_MAC_SLEEP_CONTROL_ADDRESS 0x000000cc
#define WLAN_MAC_SLEEP_CONTROL_OFFSET 0x000000cc
#define WLAN_MAC_SLEEP_CONTROL_ENABLE_MSB 1
#define WLAN_MAC_SLEEP_CONTROL_ENABLE_LSB 0
#define WLAN_MAC_SLEEP_CONTROL_ENABLE_MASK 0x00000003
#define WLAN_MAC_SLEEP_CONTROL_ENABLE_GET(x) (((x) & WLAN_MAC_SLEEP_CONTROL_ENABLE_MASK) >> WLAN_MAC_SLEEP_CONTROL_ENABLE_LSB)
#define WLAN_MAC_SLEEP_CONTROL_ENABLE_SET(x) (((x) << WLAN_MAC_SLEEP_CONTROL_ENABLE_LSB) & WLAN_MAC_SLEEP_CONTROL_ENABLE_MASK)
#define WLAN_KEEP_AWAKE_ADDRESS 0x000000d0
#define WLAN_KEEP_AWAKE_OFFSET 0x000000d0
#define WLAN_KEEP_AWAKE_COUNT_MSB 7
#define WLAN_KEEP_AWAKE_COUNT_LSB 0
#define WLAN_KEEP_AWAKE_COUNT_MASK 0x000000ff
#define WLAN_KEEP_AWAKE_COUNT_GET(x) (((x) & WLAN_KEEP_AWAKE_COUNT_MASK) >> WLAN_KEEP_AWAKE_COUNT_LSB)
#define WLAN_KEEP_AWAKE_COUNT_SET(x) (((x) << WLAN_KEEP_AWAKE_COUNT_LSB) & WLAN_KEEP_AWAKE_COUNT_MASK)
#define WLAN_LPO_CAL_TIME_ADDRESS 0x000000d4
#define WLAN_LPO_CAL_TIME_OFFSET 0x000000d4
#define WLAN_LPO_CAL_TIME_LENGTH_MSB 13
#define WLAN_LPO_CAL_TIME_LENGTH_LSB 0
#define WLAN_LPO_CAL_TIME_LENGTH_MASK 0x00003fff
#define WLAN_LPO_CAL_TIME_LENGTH_GET(x) (((x) & WLAN_LPO_CAL_TIME_LENGTH_MASK) >> WLAN_LPO_CAL_TIME_LENGTH_LSB)
#define WLAN_LPO_CAL_TIME_LENGTH_SET(x) (((x) << WLAN_LPO_CAL_TIME_LENGTH_LSB) & WLAN_LPO_CAL_TIME_LENGTH_MASK)
#define WLAN_LPO_INIT_DIVIDEND_INT_ADDRESS 0x000000d8
#define WLAN_LPO_INIT_DIVIDEND_INT_OFFSET 0x000000d8
#define WLAN_LPO_INIT_DIVIDEND_INT_VALUE_MSB 23
#define WLAN_LPO_INIT_DIVIDEND_INT_VALUE_LSB 0
#define WLAN_LPO_INIT_DIVIDEND_INT_VALUE_MASK 0x00ffffff
#define WLAN_LPO_INIT_DIVIDEND_INT_VALUE_GET(x) (((x) & WLAN_LPO_INIT_DIVIDEND_INT_VALUE_MASK) >> WLAN_LPO_INIT_DIVIDEND_INT_VALUE_LSB)
#define WLAN_LPO_INIT_DIVIDEND_INT_VALUE_SET(x) (((x) << WLAN_LPO_INIT_DIVIDEND_INT_VALUE_LSB) & WLAN_LPO_INIT_DIVIDEND_INT_VALUE_MASK)
#define WLAN_LPO_INIT_DIVIDEND_FRACTION_ADDRESS 0x000000dc
#define WLAN_LPO_INIT_DIVIDEND_FRACTION_OFFSET 0x000000dc
#define WLAN_LPO_INIT_DIVIDEND_FRACTION_VALUE_MSB 10
#define WLAN_LPO_INIT_DIVIDEND_FRACTION_VALUE_LSB 0
#define WLAN_LPO_INIT_DIVIDEND_FRACTION_VALUE_MASK 0x000007ff
#define WLAN_LPO_INIT_DIVIDEND_FRACTION_VALUE_GET(x) (((x) & WLAN_LPO_INIT_DIVIDEND_FRACTION_VALUE_MASK) >> WLAN_LPO_INIT_DIVIDEND_FRACTION_VALUE_LSB)
#define WLAN_LPO_INIT_DIVIDEND_FRACTION_VALUE_SET(x) (((x) << WLAN_LPO_INIT_DIVIDEND_FRACTION_VALUE_LSB) & WLAN_LPO_INIT_DIVIDEND_FRACTION_VALUE_MASK)
#define WLAN_LPO_CAL_ADDRESS 0x000000e0
#define WLAN_LPO_CAL_OFFSET 0x000000e0
#define WLAN_LPO_CAL_ENABLE_MSB 20
#define WLAN_LPO_CAL_ENABLE_LSB 20
#define WLAN_LPO_CAL_ENABLE_MASK 0x00100000
#define WLAN_LPO_CAL_ENABLE_GET(x) (((x) & WLAN_LPO_CAL_ENABLE_MASK) >> WLAN_LPO_CAL_ENABLE_LSB)
#define WLAN_LPO_CAL_ENABLE_SET(x) (((x) << WLAN_LPO_CAL_ENABLE_LSB) & WLAN_LPO_CAL_ENABLE_MASK)
#define WLAN_LPO_CAL_COUNT_MSB 19
#define WLAN_LPO_CAL_COUNT_LSB 0
#define WLAN_LPO_CAL_COUNT_MASK 0x000fffff
#define WLAN_LPO_CAL_COUNT_GET(x) (((x) & WLAN_LPO_CAL_COUNT_MASK) >> WLAN_LPO_CAL_COUNT_LSB)
#define WLAN_LPO_CAL_COUNT_SET(x) (((x) << WLAN_LPO_CAL_COUNT_LSB) & WLAN_LPO_CAL_COUNT_MASK)
#define WLAN_LPO_CAL_TEST_CONTROL_ADDRESS 0x000000e4
#define WLAN_LPO_CAL_TEST_CONTROL_OFFSET 0x000000e4
#define WLAN_LPO_CAL_TEST_CONTROL_ENABLE_MSB 5
#define WLAN_LPO_CAL_TEST_CONTROL_ENABLE_LSB 5
#define WLAN_LPO_CAL_TEST_CONTROL_ENABLE_MASK 0x00000020
#define WLAN_LPO_CAL_TEST_CONTROL_ENABLE_GET(x) (((x) & WLAN_LPO_CAL_TEST_CONTROL_ENABLE_MASK) >> WLAN_LPO_CAL_TEST_CONTROL_ENABLE_LSB)
#define WLAN_LPO_CAL_TEST_CONTROL_ENABLE_SET(x) (((x) << WLAN_LPO_CAL_TEST_CONTROL_ENABLE_LSB) & WLAN_LPO_CAL_TEST_CONTROL_ENABLE_MASK)
#define WLAN_LPO_CAL_TEST_CONTROL_RTC_CYCLES_MSB 4
#define WLAN_LPO_CAL_TEST_CONTROL_RTC_CYCLES_LSB 0
#define WLAN_LPO_CAL_TEST_CONTROL_RTC_CYCLES_MASK 0x0000001f
#define WLAN_LPO_CAL_TEST_CONTROL_RTC_CYCLES_GET(x) (((x) & WLAN_LPO_CAL_TEST_CONTROL_RTC_CYCLES_MASK) >> WLAN_LPO_CAL_TEST_CONTROL_RTC_CYCLES_LSB)
#define WLAN_LPO_CAL_TEST_CONTROL_RTC_CYCLES_SET(x) (((x) << WLAN_LPO_CAL_TEST_CONTROL_RTC_CYCLES_LSB) & WLAN_LPO_CAL_TEST_CONTROL_RTC_CYCLES_MASK)
#define WLAN_LPO_CAL_TEST_STATUS_ADDRESS 0x000000e8
#define WLAN_LPO_CAL_TEST_STATUS_OFFSET 0x000000e8
#define WLAN_LPO_CAL_TEST_STATUS_READY_MSB 16
#define WLAN_LPO_CAL_TEST_STATUS_READY_LSB 16
#define WLAN_LPO_CAL_TEST_STATUS_READY_MASK 0x00010000
#define WLAN_LPO_CAL_TEST_STATUS_READY_GET(x) (((x) & WLAN_LPO_CAL_TEST_STATUS_READY_MASK) >> WLAN_LPO_CAL_TEST_STATUS_READY_LSB)
#define WLAN_LPO_CAL_TEST_STATUS_READY_SET(x) (((x) << WLAN_LPO_CAL_TEST_STATUS_READY_LSB) & WLAN_LPO_CAL_TEST_STATUS_READY_MASK)
#define WLAN_LPO_CAL_TEST_STATUS_COUNT_MSB 15
#define WLAN_LPO_CAL_TEST_STATUS_COUNT_LSB 0
#define WLAN_LPO_CAL_TEST_STATUS_COUNT_MASK 0x0000ffff
#define WLAN_LPO_CAL_TEST_STATUS_COUNT_GET(x) (((x) & WLAN_LPO_CAL_TEST_STATUS_COUNT_MASK) >> WLAN_LPO_CAL_TEST_STATUS_COUNT_LSB)
#define WLAN_LPO_CAL_TEST_STATUS_COUNT_SET(x) (((x) << WLAN_LPO_CAL_TEST_STATUS_COUNT_LSB) & WLAN_LPO_CAL_TEST_STATUS_COUNT_MASK)
#define WLAN_CHIP_ID_ADDRESS 0x000000ec
#define WLAN_CHIP_ID_OFFSET 0x000000ec
#define WLAN_CHIP_ID_DEVICE_ID_MSB 31
#define WLAN_CHIP_ID_DEVICE_ID_LSB 16
#define WLAN_CHIP_ID_DEVICE_ID_MASK 0xffff0000
#define WLAN_CHIP_ID_DEVICE_ID_GET(x) (((x) & WLAN_CHIP_ID_DEVICE_ID_MASK) >> WLAN_CHIP_ID_DEVICE_ID_LSB)
#define WLAN_CHIP_ID_DEVICE_ID_SET(x) (((x) << WLAN_CHIP_ID_DEVICE_ID_LSB) & WLAN_CHIP_ID_DEVICE_ID_MASK)
#define WLAN_CHIP_ID_CONFIG_ID_MSB 15
#define WLAN_CHIP_ID_CONFIG_ID_LSB 4
#define WLAN_CHIP_ID_CONFIG_ID_MASK 0x0000fff0
#define WLAN_CHIP_ID_CONFIG_ID_GET(x) (((x) & WLAN_CHIP_ID_CONFIG_ID_MASK) >> WLAN_CHIP_ID_CONFIG_ID_LSB)
#define WLAN_CHIP_ID_CONFIG_ID_SET(x) (((x) << WLAN_CHIP_ID_CONFIG_ID_LSB) & WLAN_CHIP_ID_CONFIG_ID_MASK)
#define WLAN_CHIP_ID_VERSION_ID_MSB 3
#define WLAN_CHIP_ID_VERSION_ID_LSB 0
#define WLAN_CHIP_ID_VERSION_ID_MASK 0x0000000f
#define WLAN_CHIP_ID_VERSION_ID_GET(x) (((x) & WLAN_CHIP_ID_VERSION_ID_MASK) >> WLAN_CHIP_ID_VERSION_ID_LSB)
#define WLAN_CHIP_ID_VERSION_ID_SET(x) (((x) << WLAN_CHIP_ID_VERSION_ID_LSB) & WLAN_CHIP_ID_VERSION_ID_MASK)
#define WLAN_DERIVED_RTC_CLK_ADDRESS 0x000000f0
#define WLAN_DERIVED_RTC_CLK_OFFSET 0x000000f0
#define WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_MSB 20
#define WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_LSB 20
#define WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_MASK 0x00100000
#define WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_GET(x) (((x) & WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_MASK) >> WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_LSB)
#define WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_SET(x) (((x) << WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_LSB) & WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_EN_MASK)
#define WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_MSB 18
#define WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_LSB 18
#define WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_MASK 0x00040000
#define WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_GET(x) (((x) & WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_MASK) >> WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_LSB)
#define WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_SET(x) (((x) << WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_LSB) & WLAN_DERIVED_RTC_CLK_EXTERNAL_DETECT_MASK)
#define WLAN_DERIVED_RTC_CLK_FORCE_MSB 17
#define WLAN_DERIVED_RTC_CLK_FORCE_LSB 16
#define WLAN_DERIVED_RTC_CLK_FORCE_MASK 0x00030000
#define WLAN_DERIVED_RTC_CLK_FORCE_GET(x) (((x) & WLAN_DERIVED_RTC_CLK_FORCE_MASK) >> WLAN_DERIVED_RTC_CLK_FORCE_LSB)
#define WLAN_DERIVED_RTC_CLK_FORCE_SET(x) (((x) << WLAN_DERIVED_RTC_CLK_FORCE_LSB) & WLAN_DERIVED_RTC_CLK_FORCE_MASK)
#define WLAN_DERIVED_RTC_CLK_PERIOD_MSB 15
#define WLAN_DERIVED_RTC_CLK_PERIOD_LSB 1
#define WLAN_DERIVED_RTC_CLK_PERIOD_MASK 0x0000fffe
#define WLAN_DERIVED_RTC_CLK_PERIOD_GET(x) (((x) & WLAN_DERIVED_RTC_CLK_PERIOD_MASK) >> WLAN_DERIVED_RTC_CLK_PERIOD_LSB)
#define WLAN_DERIVED_RTC_CLK_PERIOD_SET(x) (((x) << WLAN_DERIVED_RTC_CLK_PERIOD_LSB) & WLAN_DERIVED_RTC_CLK_PERIOD_MASK)
#define MAC_PCU_SLP32_MODE_ADDRESS 0x000000f4
#define MAC_PCU_SLP32_MODE_OFFSET 0x000000f4
#define MAC_PCU_SLP32_MODE_TSF2_WRITE_STATUS_MSB 24
#define MAC_PCU_SLP32_MODE_TSF2_WRITE_STATUS_LSB 24
#define MAC_PCU_SLP32_MODE_TSF2_WRITE_STATUS_MASK 0x01000000
#define MAC_PCU_SLP32_MODE_TSF2_WRITE_STATUS_GET(x) (((x) & MAC_PCU_SLP32_MODE_TSF2_WRITE_STATUS_MASK) >> MAC_PCU_SLP32_MODE_TSF2_WRITE_STATUS_LSB)
#define MAC_PCU_SLP32_MODE_TSF2_WRITE_STATUS_SET(x) (((x) << MAC_PCU_SLP32_MODE_TSF2_WRITE_STATUS_LSB) & MAC_PCU_SLP32_MODE_TSF2_WRITE_STATUS_MASK)
#define MAC_PCU_SLP32_MODE_FORCE_BIAS_BLOCK_ON_MSB 23
#define MAC_PCU_SLP32_MODE_FORCE_BIAS_BLOCK_ON_LSB 23
#define MAC_PCU_SLP32_MODE_FORCE_BIAS_BLOCK_ON_MASK 0x00800000
#define MAC_PCU_SLP32_MODE_FORCE_BIAS_BLOCK_ON_GET(x) (((x) & MAC_PCU_SLP32_MODE_FORCE_BIAS_BLOCK_ON_MASK) >> MAC_PCU_SLP32_MODE_FORCE_BIAS_BLOCK_ON_LSB)
#define MAC_PCU_SLP32_MODE_FORCE_BIAS_BLOCK_ON_SET(x) (((x) << MAC_PCU_SLP32_MODE_FORCE_BIAS_BLOCK_ON_LSB) & MAC_PCU_SLP32_MODE_FORCE_BIAS_BLOCK_ON_MASK)
#define MAC_PCU_SLP32_MODE_DISABLE_32KHZ_MSB 22
#define MAC_PCU_SLP32_MODE_DISABLE_32KHZ_LSB 22
#define MAC_PCU_SLP32_MODE_DISABLE_32KHZ_MASK 0x00400000
#define MAC_PCU_SLP32_MODE_DISABLE_32KHZ_GET(x) (((x) & MAC_PCU_SLP32_MODE_DISABLE_32KHZ_MASK) >> MAC_PCU_SLP32_MODE_DISABLE_32KHZ_LSB)
#define MAC_PCU_SLP32_MODE_DISABLE_32KHZ_SET(x) (((x) << MAC_PCU_SLP32_MODE_DISABLE_32KHZ_LSB) & MAC_PCU_SLP32_MODE_DISABLE_32KHZ_MASK)
#define MAC_PCU_SLP32_MODE_TSF_WRITE_STATUS_MSB 21
#define MAC_PCU_SLP32_MODE_TSF_WRITE_STATUS_LSB 21
#define MAC_PCU_SLP32_MODE_TSF_WRITE_STATUS_MASK 0x00200000
#define MAC_PCU_SLP32_MODE_TSF_WRITE_STATUS_GET(x) (((x) & MAC_PCU_SLP32_MODE_TSF_WRITE_STATUS_MASK) >> MAC_PCU_SLP32_MODE_TSF_WRITE_STATUS_LSB)
#define MAC_PCU_SLP32_MODE_TSF_WRITE_STATUS_SET(x) (((x) << MAC_PCU_SLP32_MODE_TSF_WRITE_STATUS_LSB) & MAC_PCU_SLP32_MODE_TSF_WRITE_STATUS_MASK)
#define MAC_PCU_SLP32_MODE_ENABLE_MSB 20
#define MAC_PCU_SLP32_MODE_ENABLE_LSB 20
#define MAC_PCU_SLP32_MODE_ENABLE_MASK 0x00100000
#define MAC_PCU_SLP32_MODE_ENABLE_GET(x) (((x) & MAC_PCU_SLP32_MODE_ENABLE_MASK) >> MAC_PCU_SLP32_MODE_ENABLE_LSB)
#define MAC_PCU_SLP32_MODE_ENABLE_SET(x) (((x) << MAC_PCU_SLP32_MODE_ENABLE_LSB) & MAC_PCU_SLP32_MODE_ENABLE_MASK)
#define MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_MSB 19
#define MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_LSB 0
#define MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_MASK 0x000fffff
#define MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_GET(x) (((x) & MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_MASK) >> MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_LSB)
#define MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_SET(x) (((x) << MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_LSB) & MAC_PCU_SLP32_MODE_HALF_CLK_LATENCY_MASK)
#define MAC_PCU_SLP32_WAKE_ADDRESS 0x000000f8
#define MAC_PCU_SLP32_WAKE_OFFSET 0x000000f8
#define MAC_PCU_SLP32_WAKE_XTL_TIME_MSB 15
#define MAC_PCU_SLP32_WAKE_XTL_TIME_LSB 0
#define MAC_PCU_SLP32_WAKE_XTL_TIME_MASK 0x0000ffff
#define MAC_PCU_SLP32_WAKE_XTL_TIME_GET(x) (((x) & MAC_PCU_SLP32_WAKE_XTL_TIME_MASK) >> MAC_PCU_SLP32_WAKE_XTL_TIME_LSB)
#define MAC_PCU_SLP32_WAKE_XTL_TIME_SET(x) (((x) << MAC_PCU_SLP32_WAKE_XTL_TIME_LSB) & MAC_PCU_SLP32_WAKE_XTL_TIME_MASK)
#define MAC_PCU_SLP32_INC_ADDRESS 0x000000fc
#define MAC_PCU_SLP32_INC_OFFSET 0x000000fc
#define MAC_PCU_SLP32_INC_TSF_INC_MSB 19
#define MAC_PCU_SLP32_INC_TSF_INC_LSB 0
#define MAC_PCU_SLP32_INC_TSF_INC_MASK 0x000fffff
#define MAC_PCU_SLP32_INC_TSF_INC_GET(x) (((x) & MAC_PCU_SLP32_INC_TSF_INC_MASK) >> MAC_PCU_SLP32_INC_TSF_INC_LSB)
#define MAC_PCU_SLP32_INC_TSF_INC_SET(x) (((x) << MAC_PCU_SLP32_INC_TSF_INC_LSB) & MAC_PCU_SLP32_INC_TSF_INC_MASK)
#define MAC_PCU_SLP_MIB1_ADDRESS 0x00000100
#define MAC_PCU_SLP_MIB1_OFFSET 0x00000100
#define MAC_PCU_SLP_MIB1_SLEEP_CNT_MSB 31
#define MAC_PCU_SLP_MIB1_SLEEP_CNT_LSB 0
#define MAC_PCU_SLP_MIB1_SLEEP_CNT_MASK 0xffffffff
#define MAC_PCU_SLP_MIB1_SLEEP_CNT_GET(x) (((x) & MAC_PCU_SLP_MIB1_SLEEP_CNT_MASK) >> MAC_PCU_SLP_MIB1_SLEEP_CNT_LSB)
#define MAC_PCU_SLP_MIB1_SLEEP_CNT_SET(x) (((x) << MAC_PCU_SLP_MIB1_SLEEP_CNT_LSB) & MAC_PCU_SLP_MIB1_SLEEP_CNT_MASK)
#define MAC_PCU_SLP_MIB2_ADDRESS 0x00000104
#define MAC_PCU_SLP_MIB2_OFFSET 0x00000104
#define MAC_PCU_SLP_MIB2_CYCLE_CNT_MSB 31
#define MAC_PCU_SLP_MIB2_CYCLE_CNT_LSB 0
#define MAC_PCU_SLP_MIB2_CYCLE_CNT_MASK 0xffffffff
#define MAC_PCU_SLP_MIB2_CYCLE_CNT_GET(x) (((x) & MAC_PCU_SLP_MIB2_CYCLE_CNT_MASK) >> MAC_PCU_SLP_MIB2_CYCLE_CNT_LSB)
#define MAC_PCU_SLP_MIB2_CYCLE_CNT_SET(x) (((x) << MAC_PCU_SLP_MIB2_CYCLE_CNT_LSB) & MAC_PCU_SLP_MIB2_CYCLE_CNT_MASK)
#define MAC_PCU_SLP_MIB3_ADDRESS 0x00000108
#define MAC_PCU_SLP_MIB3_OFFSET 0x00000108
#define MAC_PCU_SLP_MIB3_PENDING_MSB 1
#define MAC_PCU_SLP_MIB3_PENDING_LSB 1
#define MAC_PCU_SLP_MIB3_PENDING_MASK 0x00000002
#define MAC_PCU_SLP_MIB3_PENDING_GET(x) (((x) & MAC_PCU_SLP_MIB3_PENDING_MASK) >> MAC_PCU_SLP_MIB3_PENDING_LSB)
#define MAC_PCU_SLP_MIB3_PENDING_SET(x) (((x) << MAC_PCU_SLP_MIB3_PENDING_LSB) & MAC_PCU_SLP_MIB3_PENDING_MASK)
#define MAC_PCU_SLP_MIB3_CLR_CNT_MSB 0
#define MAC_PCU_SLP_MIB3_CLR_CNT_LSB 0
#define MAC_PCU_SLP_MIB3_CLR_CNT_MASK 0x00000001
#define MAC_PCU_SLP_MIB3_CLR_CNT_GET(x) (((x) & MAC_PCU_SLP_MIB3_CLR_CNT_MASK) >> MAC_PCU_SLP_MIB3_CLR_CNT_LSB)
#define MAC_PCU_SLP_MIB3_CLR_CNT_SET(x) (((x) << MAC_PCU_SLP_MIB3_CLR_CNT_LSB) & MAC_PCU_SLP_MIB3_CLR_CNT_MASK)
#define WLAN_POWER_REG_ADDRESS 0x0000010c
#define WLAN_POWER_REG_OFFSET 0x0000010c
#define WLAN_POWER_REG_SLEEP_MAKE_N_BREAK_EN_MSB 15
#define WLAN_POWER_REG_SLEEP_MAKE_N_BREAK_EN_LSB 15
#define WLAN_POWER_REG_SLEEP_MAKE_N_BREAK_EN_MASK 0x00008000
#define WLAN_POWER_REG_SLEEP_MAKE_N_BREAK_EN_GET(x) (((x) & WLAN_POWER_REG_SLEEP_MAKE_N_BREAK_EN_MASK) >> WLAN_POWER_REG_SLEEP_MAKE_N_BREAK_EN_LSB)
#define WLAN_POWER_REG_SLEEP_MAKE_N_BREAK_EN_SET(x) (((x) << WLAN_POWER_REG_SLEEP_MAKE_N_BREAK_EN_LSB) & WLAN_POWER_REG_SLEEP_MAKE_N_BREAK_EN_MASK)
#define WLAN_POWER_REG_DEBUG_EN_MSB 14
#define WLAN_POWER_REG_DEBUG_EN_LSB 14
#define WLAN_POWER_REG_DEBUG_EN_MASK 0x00004000
#define WLAN_POWER_REG_DEBUG_EN_GET(x) (((x) & WLAN_POWER_REG_DEBUG_EN_MASK) >> WLAN_POWER_REG_DEBUG_EN_LSB)
#define WLAN_POWER_REG_DEBUG_EN_SET(x) (((x) << WLAN_POWER_REG_DEBUG_EN_LSB) & WLAN_POWER_REG_DEBUG_EN_MASK)
#define WLAN_POWER_REG_WLAN_BB_PWD_EN_MSB 13
#define WLAN_POWER_REG_WLAN_BB_PWD_EN_LSB 13
#define WLAN_POWER_REG_WLAN_BB_PWD_EN_MASK 0x00002000
#define WLAN_POWER_REG_WLAN_BB_PWD_EN_GET(x) (((x) & WLAN_POWER_REG_WLAN_BB_PWD_EN_MASK) >> WLAN_POWER_REG_WLAN_BB_PWD_EN_LSB)
#define WLAN_POWER_REG_WLAN_BB_PWD_EN_SET(x) (((x) << WLAN_POWER_REG_WLAN_BB_PWD_EN_LSB) & WLAN_POWER_REG_WLAN_BB_PWD_EN_MASK)
#define WLAN_POWER_REG_WLAN_MAC_PWD_EN_MSB 12
#define WLAN_POWER_REG_WLAN_MAC_PWD_EN_LSB 12
#define WLAN_POWER_REG_WLAN_MAC_PWD_EN_MASK 0x00001000
#define WLAN_POWER_REG_WLAN_MAC_PWD_EN_GET(x) (((x) & WLAN_POWER_REG_WLAN_MAC_PWD_EN_MASK) >> WLAN_POWER_REG_WLAN_MAC_PWD_EN_LSB)
#define WLAN_POWER_REG_WLAN_MAC_PWD_EN_SET(x) (((x) << WLAN_POWER_REG_WLAN_MAC_PWD_EN_LSB) & WLAN_POWER_REG_WLAN_MAC_PWD_EN_MASK)
#define WLAN_POWER_REG_VLVL_MSB 11
#define WLAN_POWER_REG_VLVL_LSB 8
#define WLAN_POWER_REG_VLVL_MASK 0x00000f00
#define WLAN_POWER_REG_VLVL_GET(x) (((x) & WLAN_POWER_REG_VLVL_MASK) >> WLAN_POWER_REG_VLVL_LSB)
#define WLAN_POWER_REG_VLVL_SET(x) (((x) << WLAN_POWER_REG_VLVL_LSB) & WLAN_POWER_REG_VLVL_MASK)
#define WLAN_POWER_REG_CPU_INT_ENABLE_MSB 7
#define WLAN_POWER_REG_CPU_INT_ENABLE_LSB 7
#define WLAN_POWER_REG_CPU_INT_ENABLE_MASK 0x00000080
#define WLAN_POWER_REG_CPU_INT_ENABLE_GET(x) (((x) & WLAN_POWER_REG_CPU_INT_ENABLE_MASK) >> WLAN_POWER_REG_CPU_INT_ENABLE_LSB)
#define WLAN_POWER_REG_CPU_INT_ENABLE_SET(x) (((x) << WLAN_POWER_REG_CPU_INT_ENABLE_LSB) & WLAN_POWER_REG_CPU_INT_ENABLE_MASK)
#define WLAN_POWER_REG_WLAN_ISO_DIS_MSB 6
#define WLAN_POWER_REG_WLAN_ISO_DIS_LSB 6
#define WLAN_POWER_REG_WLAN_ISO_DIS_MASK 0x00000040
#define WLAN_POWER_REG_WLAN_ISO_DIS_GET(x) (((x) & WLAN_POWER_REG_WLAN_ISO_DIS_MASK) >> WLAN_POWER_REG_WLAN_ISO_DIS_LSB)
#define WLAN_POWER_REG_WLAN_ISO_DIS_SET(x) (((x) << WLAN_POWER_REG_WLAN_ISO_DIS_LSB) & WLAN_POWER_REG_WLAN_ISO_DIS_MASK)
#define WLAN_POWER_REG_WLAN_ISO_CNTL_MSB 5
#define WLAN_POWER_REG_WLAN_ISO_CNTL_LSB 5
#define WLAN_POWER_REG_WLAN_ISO_CNTL_MASK 0x00000020
#define WLAN_POWER_REG_WLAN_ISO_CNTL_GET(x) (((x) & WLAN_POWER_REG_WLAN_ISO_CNTL_MASK) >> WLAN_POWER_REG_WLAN_ISO_CNTL_LSB)
#define WLAN_POWER_REG_WLAN_ISO_CNTL_SET(x) (((x) << WLAN_POWER_REG_WLAN_ISO_CNTL_LSB) & WLAN_POWER_REG_WLAN_ISO_CNTL_MASK)
#define WLAN_POWER_REG_RADIO_PWD_EN_MSB 4
#define WLAN_POWER_REG_RADIO_PWD_EN_LSB 4
#define WLAN_POWER_REG_RADIO_PWD_EN_MASK 0x00000010
#define WLAN_POWER_REG_RADIO_PWD_EN_GET(x) (((x) & WLAN_POWER_REG_RADIO_PWD_EN_MASK) >> WLAN_POWER_REG_RADIO_PWD_EN_LSB)
#define WLAN_POWER_REG_RADIO_PWD_EN_SET(x) (((x) << WLAN_POWER_REG_RADIO_PWD_EN_LSB) & WLAN_POWER_REG_RADIO_PWD_EN_MASK)
#define WLAN_POWER_REG_SOC_ISO_EN_MSB 3
#define WLAN_POWER_REG_SOC_ISO_EN_LSB 3
#define WLAN_POWER_REG_SOC_ISO_EN_MASK 0x00000008
#define WLAN_POWER_REG_SOC_ISO_EN_GET(x) (((x) & WLAN_POWER_REG_SOC_ISO_EN_MASK) >> WLAN_POWER_REG_SOC_ISO_EN_LSB)
#define WLAN_POWER_REG_SOC_ISO_EN_SET(x) (((x) << WLAN_POWER_REG_SOC_ISO_EN_LSB) & WLAN_POWER_REG_SOC_ISO_EN_MASK)
#define WLAN_POWER_REG_WLAN_ISO_EN_MSB 2
#define WLAN_POWER_REG_WLAN_ISO_EN_LSB 2
#define WLAN_POWER_REG_WLAN_ISO_EN_MASK 0x00000004
#define WLAN_POWER_REG_WLAN_ISO_EN_GET(x) (((x) & WLAN_POWER_REG_WLAN_ISO_EN_MASK) >> WLAN_POWER_REG_WLAN_ISO_EN_LSB)
#define WLAN_POWER_REG_WLAN_ISO_EN_SET(x) (((x) << WLAN_POWER_REG_WLAN_ISO_EN_LSB) & WLAN_POWER_REG_WLAN_ISO_EN_MASK)
#define WLAN_POWER_REG_WLAN_PWD_EN_MSB 1
#define WLAN_POWER_REG_WLAN_PWD_EN_LSB 1
#define WLAN_POWER_REG_WLAN_PWD_EN_MASK 0x00000002
#define WLAN_POWER_REG_WLAN_PWD_EN_GET(x) (((x) & WLAN_POWER_REG_WLAN_PWD_EN_MASK) >> WLAN_POWER_REG_WLAN_PWD_EN_LSB)
#define WLAN_POWER_REG_WLAN_PWD_EN_SET(x) (((x) << WLAN_POWER_REG_WLAN_PWD_EN_LSB) & WLAN_POWER_REG_WLAN_PWD_EN_MASK)
#define WLAN_POWER_REG_POWER_EN_MSB 0
#define WLAN_POWER_REG_POWER_EN_LSB 0
#define WLAN_POWER_REG_POWER_EN_MASK 0x00000001
#define WLAN_POWER_REG_POWER_EN_GET(x) (((x) & WLAN_POWER_REG_POWER_EN_MASK) >> WLAN_POWER_REG_POWER_EN_LSB)
#define WLAN_POWER_REG_POWER_EN_SET(x) (((x) << WLAN_POWER_REG_POWER_EN_LSB) & WLAN_POWER_REG_POWER_EN_MASK)
#define WLAN_CORE_CLK_CTRL_ADDRESS 0x00000110
#define WLAN_CORE_CLK_CTRL_OFFSET 0x00000110
#define WLAN_CORE_CLK_CTRL_DIV_MSB 2
#define WLAN_CORE_CLK_CTRL_DIV_LSB 0
#define WLAN_CORE_CLK_CTRL_DIV_MASK 0x00000007
#define WLAN_CORE_CLK_CTRL_DIV_GET(x) (((x) & WLAN_CORE_CLK_CTRL_DIV_MASK) >> WLAN_CORE_CLK_CTRL_DIV_LSB)
#define WLAN_CORE_CLK_CTRL_DIV_SET(x) (((x) << WLAN_CORE_CLK_CTRL_DIV_LSB) & WLAN_CORE_CLK_CTRL_DIV_MASK)
#define WLAN_GPIO_WAKEUP_CONTROL_ADDRESS 0x00000114
#define WLAN_GPIO_WAKEUP_CONTROL_OFFSET 0x00000114
#define WLAN_GPIO_WAKEUP_CONTROL_ENABLE_MSB 0
#define WLAN_GPIO_WAKEUP_CONTROL_ENABLE_LSB 0
#define WLAN_GPIO_WAKEUP_CONTROL_ENABLE_MASK 0x00000001
#define WLAN_GPIO_WAKEUP_CONTROL_ENABLE_GET(x) (((x) & WLAN_GPIO_WAKEUP_CONTROL_ENABLE_MASK) >> WLAN_GPIO_WAKEUP_CONTROL_ENABLE_LSB)
#define WLAN_GPIO_WAKEUP_CONTROL_ENABLE_SET(x) (((x) << WLAN_GPIO_WAKEUP_CONTROL_ENABLE_LSB) & WLAN_GPIO_WAKEUP_CONTROL_ENABLE_MASK)
#define HT_ADDRESS 0x00000118
#define HT_OFFSET 0x00000118
#define HT_MODE_MSB 0
#define HT_MODE_LSB 0
#define HT_MODE_MASK 0x00000001
#define HT_MODE_GET(x) (((x) & HT_MODE_MASK) >> HT_MODE_LSB)
#define HT_MODE_SET(x) (((x) << HT_MODE_LSB) & HT_MODE_MASK)
#define MAC_PCU_TSF_L32_ADDRESS 0x0000011c
#define MAC_PCU_TSF_L32_OFFSET 0x0000011c
#define MAC_PCU_TSF_L32_VALUE_MSB 31
#define MAC_PCU_TSF_L32_VALUE_LSB 0
#define MAC_PCU_TSF_L32_VALUE_MASK 0xffffffff
#define MAC_PCU_TSF_L32_VALUE_GET(x) (((x) & MAC_PCU_TSF_L32_VALUE_MASK) >> MAC_PCU_TSF_L32_VALUE_LSB)
#define MAC_PCU_TSF_L32_VALUE_SET(x) (((x) << MAC_PCU_TSF_L32_VALUE_LSB) & MAC_PCU_TSF_L32_VALUE_MASK)
#define MAC_PCU_TSF_U32_ADDRESS 0x00000120
#define MAC_PCU_TSF_U32_OFFSET 0x00000120
#define MAC_PCU_TSF_U32_VALUE_MSB 31
#define MAC_PCU_TSF_U32_VALUE_LSB 0
#define MAC_PCU_TSF_U32_VALUE_MASK 0xffffffff
#define MAC_PCU_TSF_U32_VALUE_GET(x) (((x) & MAC_PCU_TSF_U32_VALUE_MASK) >> MAC_PCU_TSF_U32_VALUE_LSB)
#define MAC_PCU_TSF_U32_VALUE_SET(x) (((x) << MAC_PCU_TSF_U32_VALUE_LSB) & MAC_PCU_TSF_U32_VALUE_MASK)
#define MAC_PCU_WBTIMER_ADDRESS 0x00000124
#define MAC_PCU_WBTIMER_OFFSET 0x00000124
#define MAC_PCU_WBTIMER_VALUE_MSB 31
#define MAC_PCU_WBTIMER_VALUE_LSB 0
#define MAC_PCU_WBTIMER_VALUE_MASK 0xffffffff
#define MAC_PCU_WBTIMER_VALUE_GET(x) (((x) & MAC_PCU_WBTIMER_VALUE_MASK) >> MAC_PCU_WBTIMER_VALUE_LSB)
#define MAC_PCU_WBTIMER_VALUE_SET(x) (((x) << MAC_PCU_WBTIMER_VALUE_LSB) & MAC_PCU_WBTIMER_VALUE_MASK)
#define MAC_PCU_GENERIC_TIMERS_ADDRESS 0x00000140
#define MAC_PCU_GENERIC_TIMERS_OFFSET 0x00000140
#define MAC_PCU_GENERIC_TIMERS_DATA_MSB 31
#define MAC_PCU_GENERIC_TIMERS_DATA_LSB 0
#define MAC_PCU_GENERIC_TIMERS_DATA_MASK 0xffffffff
#define MAC_PCU_GENERIC_TIMERS_DATA_GET(x) (((x) & MAC_PCU_GENERIC_TIMERS_DATA_MASK) >> MAC_PCU_GENERIC_TIMERS_DATA_LSB)
#define MAC_PCU_GENERIC_TIMERS_DATA_SET(x) (((x) << MAC_PCU_GENERIC_TIMERS_DATA_LSB) & MAC_PCU_GENERIC_TIMERS_DATA_MASK)
#define MAC_PCU_GENERIC_TIMERS_MODE_ADDRESS 0x00000180
#define MAC_PCU_GENERIC_TIMERS_MODE_OFFSET 0x00000180
#define MAC_PCU_GENERIC_TIMERS_MODE_ENABLE_MSB 15
#define MAC_PCU_GENERIC_TIMERS_MODE_ENABLE_LSB 0
#define MAC_PCU_GENERIC_TIMERS_MODE_ENABLE_MASK 0x0000ffff
#define MAC_PCU_GENERIC_TIMERS_MODE_ENABLE_GET(x) (((x) & MAC_PCU_GENERIC_TIMERS_MODE_ENABLE_MASK) >> MAC_PCU_GENERIC_TIMERS_MODE_ENABLE_LSB)
#define MAC_PCU_GENERIC_TIMERS_MODE_ENABLE_SET(x) (((x) << MAC_PCU_GENERIC_TIMERS_MODE_ENABLE_LSB) & MAC_PCU_GENERIC_TIMERS_MODE_ENABLE_MASK)
#define MAC_PCU_GENERIC_TIMERS2_ADDRESS 0x000001c0
#define MAC_PCU_GENERIC_TIMERS2_OFFSET 0x000001c0
#define MAC_PCU_GENERIC_TIMERS2_DATA_MSB 31
#define MAC_PCU_GENERIC_TIMERS2_DATA_LSB 0
#define MAC_PCU_GENERIC_TIMERS2_DATA_MASK 0xffffffff
#define MAC_PCU_GENERIC_TIMERS2_DATA_GET(x) (((x) & MAC_PCU_GENERIC_TIMERS2_DATA_MASK) >> MAC_PCU_GENERIC_TIMERS2_DATA_LSB)
#define MAC_PCU_GENERIC_TIMERS2_DATA_SET(x) (((x) << MAC_PCU_GENERIC_TIMERS2_DATA_LSB) & MAC_PCU_GENERIC_TIMERS2_DATA_MASK)
#define MAC_PCU_GENERIC_TIMERS_MODE2_ADDRESS 0x00000200
#define MAC_PCU_GENERIC_TIMERS_MODE2_OFFSET 0x00000200
#define MAC_PCU_GENERIC_TIMERS_MODE2_ENABLE_MSB 15
#define MAC_PCU_GENERIC_TIMERS_MODE2_ENABLE_LSB 0
#define MAC_PCU_GENERIC_TIMERS_MODE2_ENABLE_MASK 0x0000ffff
#define MAC_PCU_GENERIC_TIMERS_MODE2_ENABLE_GET(x) (((x) & MAC_PCU_GENERIC_TIMERS_MODE2_ENABLE_MASK) >> MAC_PCU_GENERIC_TIMERS_MODE2_ENABLE_LSB)
#define MAC_PCU_GENERIC_TIMERS_MODE2_ENABLE_SET(x) (((x) << MAC_PCU_GENERIC_TIMERS_MODE2_ENABLE_LSB) & MAC_PCU_GENERIC_TIMERS_MODE2_ENABLE_MASK)
#define MAC_PCU_SLP1_ADDRESS 0x00000204
#define MAC_PCU_SLP1_OFFSET 0x00000204
#define MAC_PCU_SLP1_ASSUME_DTIM_MSB 19
#define MAC_PCU_SLP1_ASSUME_DTIM_LSB 19
#define MAC_PCU_SLP1_ASSUME_DTIM_MASK 0x00080000
#define MAC_PCU_SLP1_ASSUME_DTIM_GET(x) (((x) & MAC_PCU_SLP1_ASSUME_DTIM_MASK) >> MAC_PCU_SLP1_ASSUME_DTIM_LSB)
#define MAC_PCU_SLP1_ASSUME_DTIM_SET(x) (((x) << MAC_PCU_SLP1_ASSUME_DTIM_LSB) & MAC_PCU_SLP1_ASSUME_DTIM_MASK)
#define MAC_PCU_SLP1_CAB_TIMEOUT_MSB 15
#define MAC_PCU_SLP1_CAB_TIMEOUT_LSB 0
#define MAC_PCU_SLP1_CAB_TIMEOUT_MASK 0x0000ffff
#define MAC_PCU_SLP1_CAB_TIMEOUT_GET(x) (((x) & MAC_PCU_SLP1_CAB_TIMEOUT_MASK) >> MAC_PCU_SLP1_CAB_TIMEOUT_LSB)
#define MAC_PCU_SLP1_CAB_TIMEOUT_SET(x) (((x) << MAC_PCU_SLP1_CAB_TIMEOUT_LSB) & MAC_PCU_SLP1_CAB_TIMEOUT_MASK)
#define MAC_PCU_SLP2_ADDRESS 0x00000208
#define MAC_PCU_SLP2_OFFSET 0x00000208
#define MAC_PCU_SLP2_BEACON_TIMEOUT_MSB 15
#define MAC_PCU_SLP2_BEACON_TIMEOUT_LSB 0
#define MAC_PCU_SLP2_BEACON_TIMEOUT_MASK 0x0000ffff
#define MAC_PCU_SLP2_BEACON_TIMEOUT_GET(x) (((x) & MAC_PCU_SLP2_BEACON_TIMEOUT_MASK) >> MAC_PCU_SLP2_BEACON_TIMEOUT_LSB)
#define MAC_PCU_SLP2_BEACON_TIMEOUT_SET(x) (((x) << MAC_PCU_SLP2_BEACON_TIMEOUT_LSB) & MAC_PCU_SLP2_BEACON_TIMEOUT_MASK)
#define MAC_PCU_RESET_TSF_ADDRESS 0x0000020c
#define MAC_PCU_RESET_TSF_OFFSET 0x0000020c
#define MAC_PCU_RESET_TSF_ONE_SHOT2_MSB 25
#define MAC_PCU_RESET_TSF_ONE_SHOT2_LSB 25
#define MAC_PCU_RESET_TSF_ONE_SHOT2_MASK 0x02000000
#define MAC_PCU_RESET_TSF_ONE_SHOT2_GET(x) (((x) & MAC_PCU_RESET_TSF_ONE_SHOT2_MASK) >> MAC_PCU_RESET_TSF_ONE_SHOT2_LSB)
#define MAC_PCU_RESET_TSF_ONE_SHOT2_SET(x) (((x) << MAC_PCU_RESET_TSF_ONE_SHOT2_LSB) & MAC_PCU_RESET_TSF_ONE_SHOT2_MASK)
#define MAC_PCU_RESET_TSF_ONE_SHOT_MSB 24
#define MAC_PCU_RESET_TSF_ONE_SHOT_LSB 24
#define MAC_PCU_RESET_TSF_ONE_SHOT_MASK 0x01000000
#define MAC_PCU_RESET_TSF_ONE_SHOT_GET(x) (((x) & MAC_PCU_RESET_TSF_ONE_SHOT_MASK) >> MAC_PCU_RESET_TSF_ONE_SHOT_LSB)
#define MAC_PCU_RESET_TSF_ONE_SHOT_SET(x) (((x) << MAC_PCU_RESET_TSF_ONE_SHOT_LSB) & MAC_PCU_RESET_TSF_ONE_SHOT_MASK)
#define MAC_PCU_TSF_ADD_PLL_ADDRESS 0x00000210
#define MAC_PCU_TSF_ADD_PLL_OFFSET 0x00000210
#define MAC_PCU_TSF_ADD_PLL_VALUE_MSB 7
#define MAC_PCU_TSF_ADD_PLL_VALUE_LSB 0
#define MAC_PCU_TSF_ADD_PLL_VALUE_MASK 0x000000ff
#define MAC_PCU_TSF_ADD_PLL_VALUE_GET(x) (((x) & MAC_PCU_TSF_ADD_PLL_VALUE_MASK) >> MAC_PCU_TSF_ADD_PLL_VALUE_LSB)
#define MAC_PCU_TSF_ADD_PLL_VALUE_SET(x) (((x) << MAC_PCU_TSF_ADD_PLL_VALUE_LSB) & MAC_PCU_TSF_ADD_PLL_VALUE_MASK)
#define SLEEP_RETENTION_ADDRESS 0x00000214
#define SLEEP_RETENTION_OFFSET 0x00000214
#define SLEEP_RETENTION_TIME_MSB 9
#define SLEEP_RETENTION_TIME_LSB 2
#define SLEEP_RETENTION_TIME_MASK 0x000003fc
#define SLEEP_RETENTION_TIME_GET(x) (((x) & SLEEP_RETENTION_TIME_MASK) >> SLEEP_RETENTION_TIME_LSB)
#define SLEEP_RETENTION_TIME_SET(x) (((x) << SLEEP_RETENTION_TIME_LSB) & SLEEP_RETENTION_TIME_MASK)
#define SLEEP_RETENTION_MODE_MSB 1
#define SLEEP_RETENTION_MODE_LSB 1
#define SLEEP_RETENTION_MODE_MASK 0x00000002
#define SLEEP_RETENTION_MODE_GET(x) (((x) & SLEEP_RETENTION_MODE_MASK) >> SLEEP_RETENTION_MODE_LSB)
#define SLEEP_RETENTION_MODE_SET(x) (((x) << SLEEP_RETENTION_MODE_LSB) & SLEEP_RETENTION_MODE_MASK)
#define SLEEP_RETENTION_ENABLE_MSB 0
#define SLEEP_RETENTION_ENABLE_LSB 0
#define SLEEP_RETENTION_ENABLE_MASK 0x00000001
#define SLEEP_RETENTION_ENABLE_GET(x) (((x) & SLEEP_RETENTION_ENABLE_MASK) >> SLEEP_RETENTION_ENABLE_LSB)
#define SLEEP_RETENTION_ENABLE_SET(x) (((x) << SLEEP_RETENTION_ENABLE_LSB) & SLEEP_RETENTION_ENABLE_MASK)
#define BTCOEXCTRL_ADDRESS 0x00000218
#define BTCOEXCTRL_OFFSET 0x00000218
#define BTCOEXCTRL_WBTIMER_ENABLE_MSB 26
#define BTCOEXCTRL_WBTIMER_ENABLE_LSB 26
#define BTCOEXCTRL_WBTIMER_ENABLE_MASK 0x04000000
#define BTCOEXCTRL_WBTIMER_ENABLE_GET(x) (((x) & BTCOEXCTRL_WBTIMER_ENABLE_MASK) >> BTCOEXCTRL_WBTIMER_ENABLE_LSB)
#define BTCOEXCTRL_WBTIMER_ENABLE_SET(x) (((x) << BTCOEXCTRL_WBTIMER_ENABLE_LSB) & BTCOEXCTRL_WBTIMER_ENABLE_MASK)
#define BTCOEXCTRL_WBSYNC_ON_BEACON_MSB 25
#define BTCOEXCTRL_WBSYNC_ON_BEACON_LSB 25
#define BTCOEXCTRL_WBSYNC_ON_BEACON_MASK 0x02000000
#define BTCOEXCTRL_WBSYNC_ON_BEACON_GET(x) (((x) & BTCOEXCTRL_WBSYNC_ON_BEACON_MASK) >> BTCOEXCTRL_WBSYNC_ON_BEACON_LSB)
#define BTCOEXCTRL_WBSYNC_ON_BEACON_SET(x) (((x) << BTCOEXCTRL_WBSYNC_ON_BEACON_LSB) & BTCOEXCTRL_WBSYNC_ON_BEACON_MASK)
#define BTCOEXCTRL_PTA_MODE_MSB 24
#define BTCOEXCTRL_PTA_MODE_LSB 23
#define BTCOEXCTRL_PTA_MODE_MASK 0x01800000
#define BTCOEXCTRL_PTA_MODE_GET(x) (((x) & BTCOEXCTRL_PTA_MODE_MASK) >> BTCOEXCTRL_PTA_MODE_LSB)
#define BTCOEXCTRL_PTA_MODE_SET(x) (((x) << BTCOEXCTRL_PTA_MODE_LSB) & BTCOEXCTRL_PTA_MODE_MASK)
#define BTCOEXCTRL_FREQ_TIME_MSB 22
#define BTCOEXCTRL_FREQ_TIME_LSB 18
#define BTCOEXCTRL_FREQ_TIME_MASK 0x007c0000
#define BTCOEXCTRL_FREQ_TIME_GET(x) (((x) & BTCOEXCTRL_FREQ_TIME_MASK) >> BTCOEXCTRL_FREQ_TIME_LSB)
#define BTCOEXCTRL_FREQ_TIME_SET(x) (((x) << BTCOEXCTRL_FREQ_TIME_LSB) & BTCOEXCTRL_FREQ_TIME_MASK)
#define BTCOEXCTRL_PRIORITY_TIME_MSB 17
#define BTCOEXCTRL_PRIORITY_TIME_LSB 12
#define BTCOEXCTRL_PRIORITY_TIME_MASK 0x0003f000
#define BTCOEXCTRL_PRIORITY_TIME_GET(x) (((x) & BTCOEXCTRL_PRIORITY_TIME_MASK) >> BTCOEXCTRL_PRIORITY_TIME_LSB)
#define BTCOEXCTRL_PRIORITY_TIME_SET(x) (((x) << BTCOEXCTRL_PRIORITY_TIME_LSB) & BTCOEXCTRL_PRIORITY_TIME_MASK)
#define BTCOEXCTRL_SYNC_DET_EN_MSB 11
#define BTCOEXCTRL_SYNC_DET_EN_LSB 11
#define BTCOEXCTRL_SYNC_DET_EN_MASK 0x00000800
#define BTCOEXCTRL_SYNC_DET_EN_GET(x) (((x) & BTCOEXCTRL_SYNC_DET_EN_MASK) >> BTCOEXCTRL_SYNC_DET_EN_LSB)
#define BTCOEXCTRL_SYNC_DET_EN_SET(x) (((x) << BTCOEXCTRL_SYNC_DET_EN_LSB) & BTCOEXCTRL_SYNC_DET_EN_MASK)
#define BTCOEXCTRL_IDLE_CNT_EN_MSB 10
#define BTCOEXCTRL_IDLE_CNT_EN_LSB 10
#define BTCOEXCTRL_IDLE_CNT_EN_MASK 0x00000400
#define BTCOEXCTRL_IDLE_CNT_EN_GET(x) (((x) & BTCOEXCTRL_IDLE_CNT_EN_MASK) >> BTCOEXCTRL_IDLE_CNT_EN_LSB)
#define BTCOEXCTRL_IDLE_CNT_EN_SET(x) (((x) << BTCOEXCTRL_IDLE_CNT_EN_LSB) & BTCOEXCTRL_IDLE_CNT_EN_MASK)
#define BTCOEXCTRL_FRAME_CNT_EN_MSB 9
#define BTCOEXCTRL_FRAME_CNT_EN_LSB 9
#define BTCOEXCTRL_FRAME_CNT_EN_MASK 0x00000200
#define BTCOEXCTRL_FRAME_CNT_EN_GET(x) (((x) & BTCOEXCTRL_FRAME_CNT_EN_MASK) >> BTCOEXCTRL_FRAME_CNT_EN_LSB)
#define BTCOEXCTRL_FRAME_CNT_EN_SET(x) (((x) << BTCOEXCTRL_FRAME_CNT_EN_LSB) & BTCOEXCTRL_FRAME_CNT_EN_MASK)
#define BTCOEXCTRL_CLK_CNT_EN_MSB 8
#define BTCOEXCTRL_CLK_CNT_EN_LSB 8
#define BTCOEXCTRL_CLK_CNT_EN_MASK 0x00000100
#define BTCOEXCTRL_CLK_CNT_EN_GET(x) (((x) & BTCOEXCTRL_CLK_CNT_EN_MASK) >> BTCOEXCTRL_CLK_CNT_EN_LSB)
#define BTCOEXCTRL_CLK_CNT_EN_SET(x) (((x) << BTCOEXCTRL_CLK_CNT_EN_LSB) & BTCOEXCTRL_CLK_CNT_EN_MASK)
#define BTCOEXCTRL_GAP_MSB 7
#define BTCOEXCTRL_GAP_LSB 0
#define BTCOEXCTRL_GAP_MASK 0x000000ff
#define BTCOEXCTRL_GAP_GET(x) (((x) & BTCOEXCTRL_GAP_MASK) >> BTCOEXCTRL_GAP_LSB)
#define BTCOEXCTRL_GAP_SET(x) (((x) << BTCOEXCTRL_GAP_LSB) & BTCOEXCTRL_GAP_MASK)
#define WBSYNC_PRIORITY1_ADDRESS 0x0000021c
#define WBSYNC_PRIORITY1_OFFSET 0x0000021c
#define WBSYNC_PRIORITY1_BITMAP_MSB 31
#define WBSYNC_PRIORITY1_BITMAP_LSB 0
#define WBSYNC_PRIORITY1_BITMAP_MASK 0xffffffff
#define WBSYNC_PRIORITY1_BITMAP_GET(x) (((x) & WBSYNC_PRIORITY1_BITMAP_MASK) >> WBSYNC_PRIORITY1_BITMAP_LSB)
#define WBSYNC_PRIORITY1_BITMAP_SET(x) (((x) << WBSYNC_PRIORITY1_BITMAP_LSB) & WBSYNC_PRIORITY1_BITMAP_MASK)
#define WBSYNC_PRIORITY2_ADDRESS 0x00000220
#define WBSYNC_PRIORITY2_OFFSET 0x00000220
#define WBSYNC_PRIORITY2_BITMAP_MSB 31
#define WBSYNC_PRIORITY2_BITMAP_LSB 0
#define WBSYNC_PRIORITY2_BITMAP_MASK 0xffffffff
#define WBSYNC_PRIORITY2_BITMAP_GET(x) (((x) & WBSYNC_PRIORITY2_BITMAP_MASK) >> WBSYNC_PRIORITY2_BITMAP_LSB)
#define WBSYNC_PRIORITY2_BITMAP_SET(x) (((x) << WBSYNC_PRIORITY2_BITMAP_LSB) & WBSYNC_PRIORITY2_BITMAP_MASK)
#define WBSYNC_PRIORITY3_ADDRESS 0x00000224
#define WBSYNC_PRIORITY3_OFFSET 0x00000224
#define WBSYNC_PRIORITY3_BITMAP_MSB 31
#define WBSYNC_PRIORITY3_BITMAP_LSB 0
#define WBSYNC_PRIORITY3_BITMAP_MASK 0xffffffff
#define WBSYNC_PRIORITY3_BITMAP_GET(x) (((x) & WBSYNC_PRIORITY3_BITMAP_MASK) >> WBSYNC_PRIORITY3_BITMAP_LSB)
#define WBSYNC_PRIORITY3_BITMAP_SET(x) (((x) << WBSYNC_PRIORITY3_BITMAP_LSB) & WBSYNC_PRIORITY3_BITMAP_MASK)
#define BTCOEX0_ADDRESS 0x00000228
#define BTCOEX0_OFFSET 0x00000228
#define BTCOEX0_SYNC_DUR_MSB 7
#define BTCOEX0_SYNC_DUR_LSB 0
#define BTCOEX0_SYNC_DUR_MASK 0x000000ff
#define BTCOEX0_SYNC_DUR_GET(x) (((x) & BTCOEX0_SYNC_DUR_MASK) >> BTCOEX0_SYNC_DUR_LSB)
#define BTCOEX0_SYNC_DUR_SET(x) (((x) << BTCOEX0_SYNC_DUR_LSB) & BTCOEX0_SYNC_DUR_MASK)
#define BTCOEX1_ADDRESS 0x0000022c
#define BTCOEX1_OFFSET 0x0000022c
#define BTCOEX1_CLK_THRES_MSB 20
#define BTCOEX1_CLK_THRES_LSB 0
#define BTCOEX1_CLK_THRES_MASK 0x001fffff
#define BTCOEX1_CLK_THRES_GET(x) (((x) & BTCOEX1_CLK_THRES_MASK) >> BTCOEX1_CLK_THRES_LSB)
#define BTCOEX1_CLK_THRES_SET(x) (((x) << BTCOEX1_CLK_THRES_LSB) & BTCOEX1_CLK_THRES_MASK)
#define BTCOEX2_ADDRESS 0x00000230
#define BTCOEX2_OFFSET 0x00000230
#define BTCOEX2_FRAME_THRES_MSB 7
#define BTCOEX2_FRAME_THRES_LSB 0
#define BTCOEX2_FRAME_THRES_MASK 0x000000ff
#define BTCOEX2_FRAME_THRES_GET(x) (((x) & BTCOEX2_FRAME_THRES_MASK) >> BTCOEX2_FRAME_THRES_LSB)
#define BTCOEX2_FRAME_THRES_SET(x) (((x) << BTCOEX2_FRAME_THRES_LSB) & BTCOEX2_FRAME_THRES_MASK)
#define BTCOEX3_ADDRESS 0x00000234
#define BTCOEX3_OFFSET 0x00000234
#define BTCOEX3_CLK_CNT_MSB 20
#define BTCOEX3_CLK_CNT_LSB 0
#define BTCOEX3_CLK_CNT_MASK 0x001fffff
#define BTCOEX3_CLK_CNT_GET(x) (((x) & BTCOEX3_CLK_CNT_MASK) >> BTCOEX3_CLK_CNT_LSB)
#define BTCOEX3_CLK_CNT_SET(x) (((x) << BTCOEX3_CLK_CNT_LSB) & BTCOEX3_CLK_CNT_MASK)
#define BTCOEX4_ADDRESS 0x00000238
#define BTCOEX4_OFFSET 0x00000238
#define BTCOEX4_FRAME_CNT_MSB 7
#define BTCOEX4_FRAME_CNT_LSB 0
#define BTCOEX4_FRAME_CNT_MASK 0x000000ff
#define BTCOEX4_FRAME_CNT_GET(x) (((x) & BTCOEX4_FRAME_CNT_MASK) >> BTCOEX4_FRAME_CNT_LSB)
#define BTCOEX4_FRAME_CNT_SET(x) (((x) << BTCOEX4_FRAME_CNT_LSB) & BTCOEX4_FRAME_CNT_MASK)
#define BTCOEX5_ADDRESS 0x0000023c
#define BTCOEX5_OFFSET 0x0000023c
#define BTCOEX5_IDLE_CNT_MSB 15
#define BTCOEX5_IDLE_CNT_LSB 0
#define BTCOEX5_IDLE_CNT_MASK 0x0000ffff
#define BTCOEX5_IDLE_CNT_GET(x) (((x) & BTCOEX5_IDLE_CNT_MASK) >> BTCOEX5_IDLE_CNT_LSB)
#define BTCOEX5_IDLE_CNT_SET(x) (((x) << BTCOEX5_IDLE_CNT_LSB) & BTCOEX5_IDLE_CNT_MASK)
#define BTCOEX6_ADDRESS 0x00000240
#define BTCOEX6_OFFSET 0x00000240
#define BTCOEX6_IDLE_RESET_LVL_BITMAP_MSB 31
#define BTCOEX6_IDLE_RESET_LVL_BITMAP_LSB 0
#define BTCOEX6_IDLE_RESET_LVL_BITMAP_MASK 0xffffffff
#define BTCOEX6_IDLE_RESET_LVL_BITMAP_GET(x) (((x) & BTCOEX6_IDLE_RESET_LVL_BITMAP_MASK) >> BTCOEX6_IDLE_RESET_LVL_BITMAP_LSB)
#define BTCOEX6_IDLE_RESET_LVL_BITMAP_SET(x) (((x) << BTCOEX6_IDLE_RESET_LVL_BITMAP_LSB) & BTCOEX6_IDLE_RESET_LVL_BITMAP_MASK)
#define LOCK_ADDRESS 0x00000244
#define LOCK_OFFSET 0x00000244
#define LOCK_TLOCK_SLAVE_MSB 31
#define LOCK_TLOCK_SLAVE_LSB 24
#define LOCK_TLOCK_SLAVE_MASK 0xff000000
#define LOCK_TLOCK_SLAVE_GET(x) (((x) & LOCK_TLOCK_SLAVE_MASK) >> LOCK_TLOCK_SLAVE_LSB)
#define LOCK_TLOCK_SLAVE_SET(x) (((x) << LOCK_TLOCK_SLAVE_LSB) & LOCK_TLOCK_SLAVE_MASK)
#define LOCK_TUNLOCK_SLAVE_MSB 23
#define LOCK_TUNLOCK_SLAVE_LSB 16
#define LOCK_TUNLOCK_SLAVE_MASK 0x00ff0000
#define LOCK_TUNLOCK_SLAVE_GET(x) (((x) & LOCK_TUNLOCK_SLAVE_MASK) >> LOCK_TUNLOCK_SLAVE_LSB)
#define LOCK_TUNLOCK_SLAVE_SET(x) (((x) << LOCK_TUNLOCK_SLAVE_LSB) & LOCK_TUNLOCK_SLAVE_MASK)
#define LOCK_TLOCK_MASTER_MSB 15
#define LOCK_TLOCK_MASTER_LSB 8
#define LOCK_TLOCK_MASTER_MASK 0x0000ff00
#define LOCK_TLOCK_MASTER_GET(x) (((x) & LOCK_TLOCK_MASTER_MASK) >> LOCK_TLOCK_MASTER_LSB)
#define LOCK_TLOCK_MASTER_SET(x) (((x) << LOCK_TLOCK_MASTER_LSB) & LOCK_TLOCK_MASTER_MASK)
#define LOCK_TUNLOCK_MASTER_MSB 7
#define LOCK_TUNLOCK_MASTER_LSB 0
#define LOCK_TUNLOCK_MASTER_MASK 0x000000ff
#define LOCK_TUNLOCK_MASTER_GET(x) (((x) & LOCK_TUNLOCK_MASTER_MASK) >> LOCK_TUNLOCK_MASTER_LSB)
#define LOCK_TUNLOCK_MASTER_SET(x) (((x) << LOCK_TUNLOCK_MASTER_LSB) & LOCK_TUNLOCK_MASTER_MASK)
#define NOLOCK_PRIORITY_ADDRESS 0x00000248
#define NOLOCK_PRIORITY_OFFSET 0x00000248
#define NOLOCK_PRIORITY_BITMAP_MSB 31
#define NOLOCK_PRIORITY_BITMAP_LSB 0
#define NOLOCK_PRIORITY_BITMAP_MASK 0xffffffff
#define NOLOCK_PRIORITY_BITMAP_GET(x) (((x) & NOLOCK_PRIORITY_BITMAP_MASK) >> NOLOCK_PRIORITY_BITMAP_LSB)
#define NOLOCK_PRIORITY_BITMAP_SET(x) (((x) << NOLOCK_PRIORITY_BITMAP_LSB) & NOLOCK_PRIORITY_BITMAP_MASK)
#define WBSYNC_ADDRESS 0x0000024c
#define WBSYNC_OFFSET 0x0000024c
#define WBSYNC_BTCLOCK_MSB 31
#define WBSYNC_BTCLOCK_LSB 0
#define WBSYNC_BTCLOCK_MASK 0xffffffff
#define WBSYNC_BTCLOCK_GET(x) (((x) & WBSYNC_BTCLOCK_MASK) >> WBSYNC_BTCLOCK_LSB)
#define WBSYNC_BTCLOCK_SET(x) (((x) << WBSYNC_BTCLOCK_LSB) & WBSYNC_BTCLOCK_MASK)
#define WBSYNC1_ADDRESS 0x00000250
#define WBSYNC1_OFFSET 0x00000250
#define WBSYNC1_BTCLOCK_MSB 31
#define WBSYNC1_BTCLOCK_LSB 0
#define WBSYNC1_BTCLOCK_MASK 0xffffffff
#define WBSYNC1_BTCLOCK_GET(x) (((x) & WBSYNC1_BTCLOCK_MASK) >> WBSYNC1_BTCLOCK_LSB)
#define WBSYNC1_BTCLOCK_SET(x) (((x) << WBSYNC1_BTCLOCK_LSB) & WBSYNC1_BTCLOCK_MASK)
#define WBSYNC2_ADDRESS 0x00000254
#define WBSYNC2_OFFSET 0x00000254
#define WBSYNC2_BTCLOCK_MSB 31
#define WBSYNC2_BTCLOCK_LSB 0
#define WBSYNC2_BTCLOCK_MASK 0xffffffff
#define WBSYNC2_BTCLOCK_GET(x) (((x) & WBSYNC2_BTCLOCK_MASK) >> WBSYNC2_BTCLOCK_LSB)
#define WBSYNC2_BTCLOCK_SET(x) (((x) << WBSYNC2_BTCLOCK_LSB) & WBSYNC2_BTCLOCK_MASK)
#define WBSYNC3_ADDRESS 0x00000258
#define WBSYNC3_OFFSET 0x00000258
#define WBSYNC3_BTCLOCK_MSB 31
#define WBSYNC3_BTCLOCK_LSB 0
#define WBSYNC3_BTCLOCK_MASK 0xffffffff
#define WBSYNC3_BTCLOCK_GET(x) (((x) & WBSYNC3_BTCLOCK_MASK) >> WBSYNC3_BTCLOCK_LSB)
#define WBSYNC3_BTCLOCK_SET(x) (((x) << WBSYNC3_BTCLOCK_LSB) & WBSYNC3_BTCLOCK_MASK)
#define WB_TIMER_TARGET_ADDRESS 0x0000025c
#define WB_TIMER_TARGET_OFFSET 0x0000025c
#define WB_TIMER_TARGET_VALUE_MSB 31
#define WB_TIMER_TARGET_VALUE_LSB 0
#define WB_TIMER_TARGET_VALUE_MASK 0xffffffff
#define WB_TIMER_TARGET_VALUE_GET(x) (((x) & WB_TIMER_TARGET_VALUE_MASK) >> WB_TIMER_TARGET_VALUE_LSB)
#define WB_TIMER_TARGET_VALUE_SET(x) (((x) << WB_TIMER_TARGET_VALUE_LSB) & WB_TIMER_TARGET_VALUE_MASK)
#define WB_TIMER_SLOP_ADDRESS 0x00000260
#define WB_TIMER_SLOP_OFFSET 0x00000260
#define WB_TIMER_SLOP_VALUE_MSB 9
#define WB_TIMER_SLOP_VALUE_LSB 0
#define WB_TIMER_SLOP_VALUE_MASK 0x000003ff
#define WB_TIMER_SLOP_VALUE_GET(x) (((x) & WB_TIMER_SLOP_VALUE_MASK) >> WB_TIMER_SLOP_VALUE_LSB)
#define WB_TIMER_SLOP_VALUE_SET(x) (((x) << WB_TIMER_SLOP_VALUE_LSB) & WB_TIMER_SLOP_VALUE_MASK)
#define BTCOEX_INT_EN_ADDRESS 0x00000264
#define BTCOEX_INT_EN_OFFSET 0x00000264
#define BTCOEX_INT_EN_I2C_RECV_OVERFLOW_MSB 11
#define BTCOEX_INT_EN_I2C_RECV_OVERFLOW_LSB 11
#define BTCOEX_INT_EN_I2C_RECV_OVERFLOW_MASK 0x00000800
#define BTCOEX_INT_EN_I2C_RECV_OVERFLOW_GET(x) (((x) & BTCOEX_INT_EN_I2C_RECV_OVERFLOW_MASK) >> BTCOEX_INT_EN_I2C_RECV_OVERFLOW_LSB)
#define BTCOEX_INT_EN_I2C_RECV_OVERFLOW_SET(x) (((x) << BTCOEX_INT_EN_I2C_RECV_OVERFLOW_LSB) & BTCOEX_INT_EN_I2C_RECV_OVERFLOW_MASK)
#define BTCOEX_INT_EN_I2C_TX_FAILED_MSB 10
#define BTCOEX_INT_EN_I2C_TX_FAILED_LSB 10
#define BTCOEX_INT_EN_I2C_TX_FAILED_MASK 0x00000400
#define BTCOEX_INT_EN_I2C_TX_FAILED_GET(x) (((x) & BTCOEX_INT_EN_I2C_TX_FAILED_MASK) >> BTCOEX_INT_EN_I2C_TX_FAILED_LSB)
#define BTCOEX_INT_EN_I2C_TX_FAILED_SET(x) (((x) << BTCOEX_INT_EN_I2C_TX_FAILED_LSB) & BTCOEX_INT_EN_I2C_TX_FAILED_MASK)
#define BTCOEX_INT_EN_I2C_MESG_SENT_MSB 9
#define BTCOEX_INT_EN_I2C_MESG_SENT_LSB 9
#define BTCOEX_INT_EN_I2C_MESG_SENT_MASK 0x00000200
#define BTCOEX_INT_EN_I2C_MESG_SENT_GET(x) (((x) & BTCOEX_INT_EN_I2C_MESG_SENT_MASK) >> BTCOEX_INT_EN_I2C_MESG_SENT_LSB)
#define BTCOEX_INT_EN_I2C_MESG_SENT_SET(x) (((x) << BTCOEX_INT_EN_I2C_MESG_SENT_LSB) & BTCOEX_INT_EN_I2C_MESG_SENT_MASK)
#define BTCOEX_INT_EN_ST_MESG_RECV_MSB 8
#define BTCOEX_INT_EN_ST_MESG_RECV_LSB 8
#define BTCOEX_INT_EN_ST_MESG_RECV_MASK 0x00000100
#define BTCOEX_INT_EN_ST_MESG_RECV_GET(x) (((x) & BTCOEX_INT_EN_ST_MESG_RECV_MASK) >> BTCOEX_INT_EN_ST_MESG_RECV_LSB)
#define BTCOEX_INT_EN_ST_MESG_RECV_SET(x) (((x) << BTCOEX_INT_EN_ST_MESG_RECV_LSB) & BTCOEX_INT_EN_ST_MESG_RECV_MASK)
#define BTCOEX_INT_EN_WB_TIMER_MSB 7
#define BTCOEX_INT_EN_WB_TIMER_LSB 7
#define BTCOEX_INT_EN_WB_TIMER_MASK 0x00000080
#define BTCOEX_INT_EN_WB_TIMER_GET(x) (((x) & BTCOEX_INT_EN_WB_TIMER_MASK) >> BTCOEX_INT_EN_WB_TIMER_LSB)
#define BTCOEX_INT_EN_WB_TIMER_SET(x) (((x) << BTCOEX_INT_EN_WB_TIMER_LSB) & BTCOEX_INT_EN_WB_TIMER_MASK)
#define BTCOEX_INT_EN_NOSYNC_MSB 4
#define BTCOEX_INT_EN_NOSYNC_LSB 4
#define BTCOEX_INT_EN_NOSYNC_MASK 0x00000010
#define BTCOEX_INT_EN_NOSYNC_GET(x) (((x) & BTCOEX_INT_EN_NOSYNC_MASK) >> BTCOEX_INT_EN_NOSYNC_LSB)
#define BTCOEX_INT_EN_NOSYNC_SET(x) (((x) << BTCOEX_INT_EN_NOSYNC_LSB) & BTCOEX_INT_EN_NOSYNC_MASK)
#define BTCOEX_INT_EN_SYNC_MSB 3
#define BTCOEX_INT_EN_SYNC_LSB 3
#define BTCOEX_INT_EN_SYNC_MASK 0x00000008
#define BTCOEX_INT_EN_SYNC_GET(x) (((x) & BTCOEX_INT_EN_SYNC_MASK) >> BTCOEX_INT_EN_SYNC_LSB)
#define BTCOEX_INT_EN_SYNC_SET(x) (((x) << BTCOEX_INT_EN_SYNC_LSB) & BTCOEX_INT_EN_SYNC_MASK)
#define BTCOEX_INT_EN_END_MSB 2
#define BTCOEX_INT_EN_END_LSB 2
#define BTCOEX_INT_EN_END_MASK 0x00000004
#define BTCOEX_INT_EN_END_GET(x) (((x) & BTCOEX_INT_EN_END_MASK) >> BTCOEX_INT_EN_END_LSB)
#define BTCOEX_INT_EN_END_SET(x) (((x) << BTCOEX_INT_EN_END_LSB) & BTCOEX_INT_EN_END_MASK)
#define BTCOEX_INT_EN_FRAME_CNT_MSB 1
#define BTCOEX_INT_EN_FRAME_CNT_LSB 1
#define BTCOEX_INT_EN_FRAME_CNT_MASK 0x00000002
#define BTCOEX_INT_EN_FRAME_CNT_GET(x) (((x) & BTCOEX_INT_EN_FRAME_CNT_MASK) >> BTCOEX_INT_EN_FRAME_CNT_LSB)
#define BTCOEX_INT_EN_FRAME_CNT_SET(x) (((x) << BTCOEX_INT_EN_FRAME_CNT_LSB) & BTCOEX_INT_EN_FRAME_CNT_MASK)
#define BTCOEX_INT_EN_CLK_CNT_MSB 0
#define BTCOEX_INT_EN_CLK_CNT_LSB 0
#define BTCOEX_INT_EN_CLK_CNT_MASK 0x00000001
#define BTCOEX_INT_EN_CLK_CNT_GET(x) (((x) & BTCOEX_INT_EN_CLK_CNT_MASK) >> BTCOEX_INT_EN_CLK_CNT_LSB)
#define BTCOEX_INT_EN_CLK_CNT_SET(x) (((x) << BTCOEX_INT_EN_CLK_CNT_LSB) & BTCOEX_INT_EN_CLK_CNT_MASK)
#define BTCOEX_INT_STAT_ADDRESS 0x00000268
#define BTCOEX_INT_STAT_OFFSET 0x00000268
#define BTCOEX_INT_STAT_I2C_RECV_OVERFLOW_MSB 11
#define BTCOEX_INT_STAT_I2C_RECV_OVERFLOW_LSB 11
#define BTCOEX_INT_STAT_I2C_RECV_OVERFLOW_MASK 0x00000800
#define BTCOEX_INT_STAT_I2C_RECV_OVERFLOW_GET(x) (((x) & BTCOEX_INT_STAT_I2C_RECV_OVERFLOW_MASK) >> BTCOEX_INT_STAT_I2C_RECV_OVERFLOW_LSB)
#define BTCOEX_INT_STAT_I2C_RECV_OVERFLOW_SET(x) (((x) << BTCOEX_INT_STAT_I2C_RECV_OVERFLOW_LSB) & BTCOEX_INT_STAT_I2C_RECV_OVERFLOW_MASK)
#define BTCOEX_INT_STAT_I2C_TX_FAILED_MSB 10
#define BTCOEX_INT_STAT_I2C_TX_FAILED_LSB 10
#define BTCOEX_INT_STAT_I2C_TX_FAILED_MASK 0x00000400
#define BTCOEX_INT_STAT_I2C_TX_FAILED_GET(x) (((x) & BTCOEX_INT_STAT_I2C_TX_FAILED_MASK) >> BTCOEX_INT_STAT_I2C_TX_FAILED_LSB)
#define BTCOEX_INT_STAT_I2C_TX_FAILED_SET(x) (((x) << BTCOEX_INT_STAT_I2C_TX_FAILED_LSB) & BTCOEX_INT_STAT_I2C_TX_FAILED_MASK)
#define BTCOEX_INT_STAT_I2C_MESG_SENT_MSB 9
#define BTCOEX_INT_STAT_I2C_MESG_SENT_LSB 9
#define BTCOEX_INT_STAT_I2C_MESG_SENT_MASK 0x00000200
#define BTCOEX_INT_STAT_I2C_MESG_SENT_GET(x) (((x) & BTCOEX_INT_STAT_I2C_MESG_SENT_MASK) >> BTCOEX_INT_STAT_I2C_MESG_SENT_LSB)
#define BTCOEX_INT_STAT_I2C_MESG_SENT_SET(x) (((x) << BTCOEX_INT_STAT_I2C_MESG_SENT_LSB) & BTCOEX_INT_STAT_I2C_MESG_SENT_MASK)
#define BTCOEX_INT_STAT_I2C_MESG_RECV_MSB 8
#define BTCOEX_INT_STAT_I2C_MESG_RECV_LSB 8
#define BTCOEX_INT_STAT_I2C_MESG_RECV_MASK 0x00000100
#define BTCOEX_INT_STAT_I2C_MESG_RECV_GET(x) (((x) & BTCOEX_INT_STAT_I2C_MESG_RECV_MASK) >> BTCOEX_INT_STAT_I2C_MESG_RECV_LSB)
#define BTCOEX_INT_STAT_I2C_MESG_RECV_SET(x) (((x) << BTCOEX_INT_STAT_I2C_MESG_RECV_LSB) & BTCOEX_INT_STAT_I2C_MESG_RECV_MASK)
#define BTCOEX_INT_STAT_WB_TIMER_MSB 7
#define BTCOEX_INT_STAT_WB_TIMER_LSB 7
#define BTCOEX_INT_STAT_WB_TIMER_MASK 0x00000080
#define BTCOEX_INT_STAT_WB_TIMER_GET(x) (((x) & BTCOEX_INT_STAT_WB_TIMER_MASK) >> BTCOEX_INT_STAT_WB_TIMER_LSB)
#define BTCOEX_INT_STAT_WB_TIMER_SET(x) (((x) << BTCOEX_INT_STAT_WB_TIMER_LSB) & BTCOEX_INT_STAT_WB_TIMER_MASK)
#define BTCOEX_INT_STAT_BTPRIORITY_STOMP_MSB 6
#define BTCOEX_INT_STAT_BTPRIORITY_STOMP_LSB 6
#define BTCOEX_INT_STAT_BTPRIORITY_STOMP_MASK 0x00000040
#define BTCOEX_INT_STAT_BTPRIORITY_STOMP_GET(x) (((x) & BTCOEX_INT_STAT_BTPRIORITY_STOMP_MASK) >> BTCOEX_INT_STAT_BTPRIORITY_STOMP_LSB)
#define BTCOEX_INT_STAT_BTPRIORITY_STOMP_SET(x) (((x) << BTCOEX_INT_STAT_BTPRIORITY_STOMP_LSB) & BTCOEX_INT_STAT_BTPRIORITY_STOMP_MASK)
#define BTCOEX_INT_STAT_BTPRIORITY_MSB 5
#define BTCOEX_INT_STAT_BTPRIORITY_LSB 5
#define BTCOEX_INT_STAT_BTPRIORITY_MASK 0x00000020
#define BTCOEX_INT_STAT_BTPRIORITY_GET(x) (((x) & BTCOEX_INT_STAT_BTPRIORITY_MASK) >> BTCOEX_INT_STAT_BTPRIORITY_LSB)
#define BTCOEX_INT_STAT_BTPRIORITY_SET(x) (((x) << BTCOEX_INT_STAT_BTPRIORITY_LSB) & BTCOEX_INT_STAT_BTPRIORITY_MASK)
#define BTCOEX_INT_STAT_NOSYNC_MSB 4
#define BTCOEX_INT_STAT_NOSYNC_LSB 4
#define BTCOEX_INT_STAT_NOSYNC_MASK 0x00000010
#define BTCOEX_INT_STAT_NOSYNC_GET(x) (((x) & BTCOEX_INT_STAT_NOSYNC_MASK) >> BTCOEX_INT_STAT_NOSYNC_LSB)
#define BTCOEX_INT_STAT_NOSYNC_SET(x) (((x) << BTCOEX_INT_STAT_NOSYNC_LSB) & BTCOEX_INT_STAT_NOSYNC_MASK)
#define BTCOEX_INT_STAT_SYNC_MSB 3
#define BTCOEX_INT_STAT_SYNC_LSB 3
#define BTCOEX_INT_STAT_SYNC_MASK 0x00000008
#define BTCOEX_INT_STAT_SYNC_GET(x) (((x) & BTCOEX_INT_STAT_SYNC_MASK) >> BTCOEX_INT_STAT_SYNC_LSB)
#define BTCOEX_INT_STAT_SYNC_SET(x) (((x) << BTCOEX_INT_STAT_SYNC_LSB) & BTCOEX_INT_STAT_SYNC_MASK)
#define BTCOEX_INT_STAT_END_MSB 2
#define BTCOEX_INT_STAT_END_LSB 2
#define BTCOEX_INT_STAT_END_MASK 0x00000004
#define BTCOEX_INT_STAT_END_GET(x) (((x) & BTCOEX_INT_STAT_END_MASK) >> BTCOEX_INT_STAT_END_LSB)
#define BTCOEX_INT_STAT_END_SET(x) (((x) << BTCOEX_INT_STAT_END_LSB) & BTCOEX_INT_STAT_END_MASK)
#define BTCOEX_INT_STAT_FRAME_CNT_MSB 1
#define BTCOEX_INT_STAT_FRAME_CNT_LSB 1
#define BTCOEX_INT_STAT_FRAME_CNT_MASK 0x00000002
#define BTCOEX_INT_STAT_FRAME_CNT_GET(x) (((x) & BTCOEX_INT_STAT_FRAME_CNT_MASK) >> BTCOEX_INT_STAT_FRAME_CNT_LSB)
#define BTCOEX_INT_STAT_FRAME_CNT_SET(x) (((x) << BTCOEX_INT_STAT_FRAME_CNT_LSB) & BTCOEX_INT_STAT_FRAME_CNT_MASK)
#define BTCOEX_INT_STAT_CLK_CNT_MSB 0
#define BTCOEX_INT_STAT_CLK_CNT_LSB 0
#define BTCOEX_INT_STAT_CLK_CNT_MASK 0x00000001
#define BTCOEX_INT_STAT_CLK_CNT_GET(x) (((x) & BTCOEX_INT_STAT_CLK_CNT_MASK) >> BTCOEX_INT_STAT_CLK_CNT_LSB)
#define BTCOEX_INT_STAT_CLK_CNT_SET(x) (((x) << BTCOEX_INT_STAT_CLK_CNT_LSB) & BTCOEX_INT_STAT_CLK_CNT_MASK)
#define BTPRIORITY_INT_EN_ADDRESS 0x0000026c
#define BTPRIORITY_INT_EN_OFFSET 0x0000026c
#define BTPRIORITY_INT_EN_BITMAP_MSB 31
#define BTPRIORITY_INT_EN_BITMAP_LSB 0
#define BTPRIORITY_INT_EN_BITMAP_MASK 0xffffffff
#define BTPRIORITY_INT_EN_BITMAP_GET(x) (((x) & BTPRIORITY_INT_EN_BITMAP_MASK) >> BTPRIORITY_INT_EN_BITMAP_LSB)
#define BTPRIORITY_INT_EN_BITMAP_SET(x) (((x) << BTPRIORITY_INT_EN_BITMAP_LSB) & BTPRIORITY_INT_EN_BITMAP_MASK)
#define BTPRIORITY_INT_STAT_ADDRESS 0x00000270
#define BTPRIORITY_INT_STAT_OFFSET 0x00000270
#define BTPRIORITY_INT_STAT_BITMAP_MSB 31
#define BTPRIORITY_INT_STAT_BITMAP_LSB 0
#define BTPRIORITY_INT_STAT_BITMAP_MASK 0xffffffff
#define BTPRIORITY_INT_STAT_BITMAP_GET(x) (((x) & BTPRIORITY_INT_STAT_BITMAP_MASK) >> BTPRIORITY_INT_STAT_BITMAP_LSB)
#define BTPRIORITY_INT_STAT_BITMAP_SET(x) (((x) << BTPRIORITY_INT_STAT_BITMAP_LSB) & BTPRIORITY_INT_STAT_BITMAP_MASK)
#define BTPRIORITY_STOMP_INT_EN_ADDRESS 0x00000274
#define BTPRIORITY_STOMP_INT_EN_OFFSET 0x00000274
#define BTPRIORITY_STOMP_INT_EN_BITMAP_MSB 31
#define BTPRIORITY_STOMP_INT_EN_BITMAP_LSB 0
#define BTPRIORITY_STOMP_INT_EN_BITMAP_MASK 0xffffffff
#define BTPRIORITY_STOMP_INT_EN_BITMAP_GET(x) (((x) & BTPRIORITY_STOMP_INT_EN_BITMAP_MASK) >> BTPRIORITY_STOMP_INT_EN_BITMAP_LSB)
#define BTPRIORITY_STOMP_INT_EN_BITMAP_SET(x) (((x) << BTPRIORITY_STOMP_INT_EN_BITMAP_LSB) & BTPRIORITY_STOMP_INT_EN_BITMAP_MASK)
#define BTPRIORITY_STOMP_INT_STAT_ADDRESS 0x00000278
#define BTPRIORITY_STOMP_INT_STAT_OFFSET 0x00000278
#define BTPRIORITY_STOMP_INT_STAT_BITMAP_MSB 31
#define BTPRIORITY_STOMP_INT_STAT_BITMAP_LSB 0
#define BTPRIORITY_STOMP_INT_STAT_BITMAP_MASK 0xffffffff
#define BTPRIORITY_STOMP_INT_STAT_BITMAP_GET(x) (((x) & BTPRIORITY_STOMP_INT_STAT_BITMAP_MASK) >> BTPRIORITY_STOMP_INT_STAT_BITMAP_LSB)
#define BTPRIORITY_STOMP_INT_STAT_BITMAP_SET(x) (((x) << BTPRIORITY_STOMP_INT_STAT_BITMAP_LSB) & BTPRIORITY_STOMP_INT_STAT_BITMAP_MASK)
#define MAC_PCU_BMISS_TIMEOUT_ADDRESS 0x0000027c
#define MAC_PCU_BMISS_TIMEOUT_OFFSET 0x0000027c
#define MAC_PCU_BMISS_TIMEOUT_ENABLE_MSB 24
#define MAC_PCU_BMISS_TIMEOUT_ENABLE_LSB 24
#define MAC_PCU_BMISS_TIMEOUT_ENABLE_MASK 0x01000000
#define MAC_PCU_BMISS_TIMEOUT_ENABLE_GET(x) (((x) & MAC_PCU_BMISS_TIMEOUT_ENABLE_MASK) >> MAC_PCU_BMISS_TIMEOUT_ENABLE_LSB)
#define MAC_PCU_BMISS_TIMEOUT_ENABLE_SET(x) (((x) << MAC_PCU_BMISS_TIMEOUT_ENABLE_LSB) & MAC_PCU_BMISS_TIMEOUT_ENABLE_MASK)
#define MAC_PCU_BMISS_TIMEOUT_VALUE_MSB 23
#define MAC_PCU_BMISS_TIMEOUT_VALUE_LSB 0
#define MAC_PCU_BMISS_TIMEOUT_VALUE_MASK 0x00ffffff
#define MAC_PCU_BMISS_TIMEOUT_VALUE_GET(x) (((x) & MAC_PCU_BMISS_TIMEOUT_VALUE_MASK) >> MAC_PCU_BMISS_TIMEOUT_VALUE_LSB)
#define MAC_PCU_BMISS_TIMEOUT_VALUE_SET(x) (((x) << MAC_PCU_BMISS_TIMEOUT_VALUE_LSB) & MAC_PCU_BMISS_TIMEOUT_VALUE_MASK)
#define MAC_PCU_CAB_AWAKE_ADDRESS 0x00000280
#define MAC_PCU_CAB_AWAKE_OFFSET 0x00000280
#define MAC_PCU_CAB_AWAKE_ENABLE_MSB 16
#define MAC_PCU_CAB_AWAKE_ENABLE_LSB 16
#define MAC_PCU_CAB_AWAKE_ENABLE_MASK 0x00010000
#define MAC_PCU_CAB_AWAKE_ENABLE_GET(x) (((x) & MAC_PCU_CAB_AWAKE_ENABLE_MASK) >> MAC_PCU_CAB_AWAKE_ENABLE_LSB)
#define MAC_PCU_CAB_AWAKE_ENABLE_SET(x) (((x) << MAC_PCU_CAB_AWAKE_ENABLE_LSB) & MAC_PCU_CAB_AWAKE_ENABLE_MASK)
#define MAC_PCU_CAB_AWAKE_DURATION_MSB 15
#define MAC_PCU_CAB_AWAKE_DURATION_LSB 0
#define MAC_PCU_CAB_AWAKE_DURATION_MASK 0x0000ffff
#define MAC_PCU_CAB_AWAKE_DURATION_GET(x) (((x) & MAC_PCU_CAB_AWAKE_DURATION_MASK) >> MAC_PCU_CAB_AWAKE_DURATION_LSB)
#define MAC_PCU_CAB_AWAKE_DURATION_SET(x) (((x) << MAC_PCU_CAB_AWAKE_DURATION_LSB) & MAC_PCU_CAB_AWAKE_DURATION_MASK)
#define LP_PERF_COUNTER_ADDRESS 0x00000284
#define LP_PERF_COUNTER_OFFSET 0x00000284
#define LP_PERF_COUNTER_EN_MSB 0
#define LP_PERF_COUNTER_EN_LSB 0
#define LP_PERF_COUNTER_EN_MASK 0x00000001
#define LP_PERF_COUNTER_EN_GET(x) (((x) & LP_PERF_COUNTER_EN_MASK) >> LP_PERF_COUNTER_EN_LSB)
#define LP_PERF_COUNTER_EN_SET(x) (((x) << LP_PERF_COUNTER_EN_LSB) & LP_PERF_COUNTER_EN_MASK)
#define LP_PERF_LIGHT_SLEEP_ADDRESS 0x00000288
#define LP_PERF_LIGHT_SLEEP_OFFSET 0x00000288
#define LP_PERF_LIGHT_SLEEP_CNT_MSB 31
#define LP_PERF_LIGHT_SLEEP_CNT_LSB 0
#define LP_PERF_LIGHT_SLEEP_CNT_MASK 0xffffffff
#define LP_PERF_LIGHT_SLEEP_CNT_GET(x) (((x) & LP_PERF_LIGHT_SLEEP_CNT_MASK) >> LP_PERF_LIGHT_SLEEP_CNT_LSB)
#define LP_PERF_LIGHT_SLEEP_CNT_SET(x) (((x) << LP_PERF_LIGHT_SLEEP_CNT_LSB) & LP_PERF_LIGHT_SLEEP_CNT_MASK)
#define LP_PERF_DEEP_SLEEP_ADDRESS 0x0000028c
#define LP_PERF_DEEP_SLEEP_OFFSET 0x0000028c
#define LP_PERF_DEEP_SLEEP_CNT_MSB 31
#define LP_PERF_DEEP_SLEEP_CNT_LSB 0
#define LP_PERF_DEEP_SLEEP_CNT_MASK 0xffffffff
#define LP_PERF_DEEP_SLEEP_CNT_GET(x) (((x) & LP_PERF_DEEP_SLEEP_CNT_MASK) >> LP_PERF_DEEP_SLEEP_CNT_LSB)
#define LP_PERF_DEEP_SLEEP_CNT_SET(x) (((x) << LP_PERF_DEEP_SLEEP_CNT_LSB) & LP_PERF_DEEP_SLEEP_CNT_MASK)
#define LP_PERF_ON_ADDRESS 0x00000290
#define LP_PERF_ON_OFFSET 0x00000290
#define LP_PERF_ON_CNT_MSB 31
#define LP_PERF_ON_CNT_LSB 0
#define LP_PERF_ON_CNT_MASK 0xffffffff
#define LP_PERF_ON_CNT_GET(x) (((x) & LP_PERF_ON_CNT_MASK) >> LP_PERF_ON_CNT_LSB)
#define LP_PERF_ON_CNT_SET(x) (((x) << LP_PERF_ON_CNT_LSB) & LP_PERF_ON_CNT_MASK)
#define ST_64_BIT_ADDRESS 0x00000294
#define ST_64_BIT_OFFSET 0x00000294
#define ST_64_BIT_TIMEOUT_MSB 26
#define ST_64_BIT_TIMEOUT_LSB 9
#define ST_64_BIT_TIMEOUT_MASK 0x07fffe00
#define ST_64_BIT_TIMEOUT_GET(x) (((x) & ST_64_BIT_TIMEOUT_MASK) >> ST_64_BIT_TIMEOUT_LSB)
#define ST_64_BIT_TIMEOUT_SET(x) (((x) << ST_64_BIT_TIMEOUT_LSB) & ST_64_BIT_TIMEOUT_MASK)
#define ST_64_BIT_REQ_ACK_NOT_PULLED_DOWN_MSB 8
#define ST_64_BIT_REQ_ACK_NOT_PULLED_DOWN_LSB 8
#define ST_64_BIT_REQ_ACK_NOT_PULLED_DOWN_MASK 0x00000100
#define ST_64_BIT_REQ_ACK_NOT_PULLED_DOWN_GET(x) (((x) & ST_64_BIT_REQ_ACK_NOT_PULLED_DOWN_MASK) >> ST_64_BIT_REQ_ACK_NOT_PULLED_DOWN_LSB)
#define ST_64_BIT_REQ_ACK_NOT_PULLED_DOWN_SET(x) (((x) << ST_64_BIT_REQ_ACK_NOT_PULLED_DOWN_LSB) & ST_64_BIT_REQ_ACK_NOT_PULLED_DOWN_MASK)
#define ST_64_BIT_DRIVE_MODE_MSB 7
#define ST_64_BIT_DRIVE_MODE_LSB 7
#define ST_64_BIT_DRIVE_MODE_MASK 0x00000080
#define ST_64_BIT_DRIVE_MODE_GET(x) (((x) & ST_64_BIT_DRIVE_MODE_MASK) >> ST_64_BIT_DRIVE_MODE_LSB)
#define ST_64_BIT_DRIVE_MODE_SET(x) (((x) << ST_64_BIT_DRIVE_MODE_LSB) & ST_64_BIT_DRIVE_MODE_MASK)
#define ST_64_BIT_CLOCK_GATE_MSB 6
#define ST_64_BIT_CLOCK_GATE_LSB 6
#define ST_64_BIT_CLOCK_GATE_MASK 0x00000040
#define ST_64_BIT_CLOCK_GATE_GET(x) (((x) & ST_64_BIT_CLOCK_GATE_MASK) >> ST_64_BIT_CLOCK_GATE_LSB)
#define ST_64_BIT_CLOCK_GATE_SET(x) (((x) << ST_64_BIT_CLOCK_GATE_LSB) & ST_64_BIT_CLOCK_GATE_MASK)
#define ST_64_BIT_SOC_CLK_DIVIDE_RATIO_MSB 5
#define ST_64_BIT_SOC_CLK_DIVIDE_RATIO_LSB 1
#define ST_64_BIT_SOC_CLK_DIVIDE_RATIO_MASK 0x0000003e
#define ST_64_BIT_SOC_CLK_DIVIDE_RATIO_GET(x) (((x) & ST_64_BIT_SOC_CLK_DIVIDE_RATIO_MASK) >> ST_64_BIT_SOC_CLK_DIVIDE_RATIO_LSB)
#define ST_64_BIT_SOC_CLK_DIVIDE_RATIO_SET(x) (((x) << ST_64_BIT_SOC_CLK_DIVIDE_RATIO_LSB) & ST_64_BIT_SOC_CLK_DIVIDE_RATIO_MASK)
#define ST_64_BIT_MODE_MSB 0
#define ST_64_BIT_MODE_LSB 0
#define ST_64_BIT_MODE_MASK 0x00000001
#define ST_64_BIT_MODE_GET(x) (((x) & ST_64_BIT_MODE_MASK) >> ST_64_BIT_MODE_LSB)
#define ST_64_BIT_MODE_SET(x) (((x) << ST_64_BIT_MODE_LSB) & ST_64_BIT_MODE_MASK)
#define MESSAGE_WR_ADDRESS 0x00000298
#define MESSAGE_WR_OFFSET 0x00000298
#define MESSAGE_WR_TYPE_MSB 31
#define MESSAGE_WR_TYPE_LSB 0
#define MESSAGE_WR_TYPE_MASK 0xffffffff
#define MESSAGE_WR_TYPE_GET(x) (((x) & MESSAGE_WR_TYPE_MASK) >> MESSAGE_WR_TYPE_LSB)
#define MESSAGE_WR_TYPE_SET(x) (((x) << MESSAGE_WR_TYPE_LSB) & MESSAGE_WR_TYPE_MASK)
#define MESSAGE_WR_P_ADDRESS 0x0000029c
#define MESSAGE_WR_P_OFFSET 0x0000029c
#define MESSAGE_WR_P_PARAMETER_MSB 31
#define MESSAGE_WR_P_PARAMETER_LSB 0
#define MESSAGE_WR_P_PARAMETER_MASK 0xffffffff
#define MESSAGE_WR_P_PARAMETER_GET(x) (((x) & MESSAGE_WR_P_PARAMETER_MASK) >> MESSAGE_WR_P_PARAMETER_LSB)
#define MESSAGE_WR_P_PARAMETER_SET(x) (((x) << MESSAGE_WR_P_PARAMETER_LSB) & MESSAGE_WR_P_PARAMETER_MASK)
#define MESSAGE_RD_ADDRESS 0x000002a0
#define MESSAGE_RD_OFFSET 0x000002a0
#define MESSAGE_RD_TYPE_MSB 31
#define MESSAGE_RD_TYPE_LSB 0
#define MESSAGE_RD_TYPE_MASK 0xffffffff
#define MESSAGE_RD_TYPE_GET(x) (((x) & MESSAGE_RD_TYPE_MASK) >> MESSAGE_RD_TYPE_LSB)
#define MESSAGE_RD_TYPE_SET(x) (((x) << MESSAGE_RD_TYPE_LSB) & MESSAGE_RD_TYPE_MASK)
#define MESSAGE_RD_P_ADDRESS 0x000002a4
#define MESSAGE_RD_P_OFFSET 0x000002a4
#define MESSAGE_RD_P_PARAMETER_MSB 31
#define MESSAGE_RD_P_PARAMETER_LSB 0
#define MESSAGE_RD_P_PARAMETER_MASK 0xffffffff
#define MESSAGE_RD_P_PARAMETER_GET(x) (((x) & MESSAGE_RD_P_PARAMETER_MASK) >> MESSAGE_RD_P_PARAMETER_LSB)
#define MESSAGE_RD_P_PARAMETER_SET(x) (((x) << MESSAGE_RD_P_PARAMETER_LSB) & MESSAGE_RD_P_PARAMETER_MASK)
#define CHIP_MODE_ADDRESS 0x000002a8
#define CHIP_MODE_OFFSET 0x000002a8
#define CHIP_MODE_BIT_MSB 1
#define CHIP_MODE_BIT_LSB 0
#define CHIP_MODE_BIT_MASK 0x00000003
#define CHIP_MODE_BIT_GET(x) (((x) & CHIP_MODE_BIT_MASK) >> CHIP_MODE_BIT_LSB)
#define CHIP_MODE_BIT_SET(x) (((x) << CHIP_MODE_BIT_LSB) & CHIP_MODE_BIT_MASK)
#define CLK_REQ_FALL_EDGE_ADDRESS 0x000002ac
#define CLK_REQ_FALL_EDGE_OFFSET 0x000002ac
#define CLK_REQ_FALL_EDGE_EN_MSB 31
#define CLK_REQ_FALL_EDGE_EN_LSB 31
#define CLK_REQ_FALL_EDGE_EN_MASK 0x80000000
#define CLK_REQ_FALL_EDGE_EN_GET(x) (((x) & CLK_REQ_FALL_EDGE_EN_MASK) >> CLK_REQ_FALL_EDGE_EN_LSB)
#define CLK_REQ_FALL_EDGE_EN_SET(x) (((x) << CLK_REQ_FALL_EDGE_EN_LSB) & CLK_REQ_FALL_EDGE_EN_MASK)
#define CLK_REQ_FALL_EDGE_DELAY_MSB 7
#define CLK_REQ_FALL_EDGE_DELAY_LSB 0
#define CLK_REQ_FALL_EDGE_DELAY_MASK 0x000000ff
#define CLK_REQ_FALL_EDGE_DELAY_GET(x) (((x) & CLK_REQ_FALL_EDGE_DELAY_MASK) >> CLK_REQ_FALL_EDGE_DELAY_LSB)
#define CLK_REQ_FALL_EDGE_DELAY_SET(x) (((x) << CLK_REQ_FALL_EDGE_DELAY_LSB) & CLK_REQ_FALL_EDGE_DELAY_MASK)
#define OTP_ADDRESS 0x000002b0
#define OTP_OFFSET 0x000002b0
#define OTP_LDO25_EN_MSB 1
#define OTP_LDO25_EN_LSB 1
#define OTP_LDO25_EN_MASK 0x00000002
#define OTP_LDO25_EN_GET(x) (((x) & OTP_LDO25_EN_MASK) >> OTP_LDO25_EN_LSB)
#define OTP_LDO25_EN_SET(x) (((x) << OTP_LDO25_EN_LSB) & OTP_LDO25_EN_MASK)
#define OTP_VDD12_EN_MSB 0
#define OTP_VDD12_EN_LSB 0
#define OTP_VDD12_EN_MASK 0x00000001
#define OTP_VDD12_EN_GET(x) (((x) & OTP_VDD12_EN_MASK) >> OTP_VDD12_EN_LSB)
#define OTP_VDD12_EN_SET(x) (((x) << OTP_VDD12_EN_LSB) & OTP_VDD12_EN_MASK)
#define OTP_STATUS_ADDRESS 0x000002b4
#define OTP_STATUS_OFFSET 0x000002b4
#define OTP_STATUS_LDO25_EN_READY_MSB 1
#define OTP_STATUS_LDO25_EN_READY_LSB 1
#define OTP_STATUS_LDO25_EN_READY_MASK 0x00000002
#define OTP_STATUS_LDO25_EN_READY_GET(x) (((x) & OTP_STATUS_LDO25_EN_READY_MASK) >> OTP_STATUS_LDO25_EN_READY_LSB)
#define OTP_STATUS_LDO25_EN_READY_SET(x) (((x) << OTP_STATUS_LDO25_EN_READY_LSB) & OTP_STATUS_LDO25_EN_READY_MASK)
#define OTP_STATUS_VDD12_EN_READY_MSB 0
#define OTP_STATUS_VDD12_EN_READY_LSB 0
#define OTP_STATUS_VDD12_EN_READY_MASK 0x00000001
#define OTP_STATUS_VDD12_EN_READY_GET(x) (((x) & OTP_STATUS_VDD12_EN_READY_MASK) >> OTP_STATUS_VDD12_EN_READY_LSB)
#define OTP_STATUS_VDD12_EN_READY_SET(x) (((x) << OTP_STATUS_VDD12_EN_READY_LSB) & OTP_STATUS_VDD12_EN_READY_MASK)
#define PMU_ADDRESS 0x000002b8
#define PMU_OFFSET 0x000002b8
#define PMU_REG_WAKEUP_TIME_SEL_MSB 1
#define PMU_REG_WAKEUP_TIME_SEL_LSB 0
#define PMU_REG_WAKEUP_TIME_SEL_MASK 0x00000003
#define PMU_REG_WAKEUP_TIME_SEL_GET(x) (((x) & PMU_REG_WAKEUP_TIME_SEL_MASK) >> PMU_REG_WAKEUP_TIME_SEL_LSB)
#define PMU_REG_WAKEUP_TIME_SEL_SET(x) (((x) << PMU_REG_WAKEUP_TIME_SEL_LSB) & PMU_REG_WAKEUP_TIME_SEL_MASK)
#define PMU_CONFIG_ADDRESS 0x000002c0
#define PMU_CONFIG_OFFSET 0x000002c0
#define PMU_CONFIG_VALUE_MSB 15
#define PMU_CONFIG_VALUE_LSB 0
#define PMU_CONFIG_VALUE_MASK 0x0000ffff
#define PMU_CONFIG_VALUE_GET(x) (((x) & PMU_CONFIG_VALUE_MASK) >> PMU_CONFIG_VALUE_LSB)
#define PMU_CONFIG_VALUE_SET(x) (((x) << PMU_CONFIG_VALUE_LSB) & PMU_CONFIG_VALUE_MASK)
#define PMU_BYPASS_ADDRESS 0x000002c8
#define PMU_BYPASS_OFFSET 0x000002c8
#define PMU_BYPASS_SWREG_MSB 2
#define PMU_BYPASS_SWREG_LSB 2
#define PMU_BYPASS_SWREG_MASK 0x00000004
#define PMU_BYPASS_SWREG_GET(x) (((x) & PMU_BYPASS_SWREG_MASK) >> PMU_BYPASS_SWREG_LSB)
#define PMU_BYPASS_SWREG_SET(x) (((x) << PMU_BYPASS_SWREG_LSB) & PMU_BYPASS_SWREG_MASK)
#define PMU_BYPASS_DREG_MSB 1
#define PMU_BYPASS_DREG_LSB 1
#define PMU_BYPASS_DREG_MASK 0x00000002
#define PMU_BYPASS_DREG_GET(x) (((x) & PMU_BYPASS_DREG_MASK) >> PMU_BYPASS_DREG_LSB)
#define PMU_BYPASS_DREG_SET(x) (((x) << PMU_BYPASS_DREG_LSB) & PMU_BYPASS_DREG_MASK)
#define PMU_BYPASS_PAREG_MSB 0
#define PMU_BYPASS_PAREG_LSB 0
#define PMU_BYPASS_PAREG_MASK 0x00000001
#define PMU_BYPASS_PAREG_GET(x) (((x) & PMU_BYPASS_PAREG_MASK) >> PMU_BYPASS_PAREG_LSB)
#define PMU_BYPASS_PAREG_SET(x) (((x) << PMU_BYPASS_PAREG_LSB) & PMU_BYPASS_PAREG_MASK)
#define MAC_PCU_TSF2_L32_ADDRESS 0x000002cc
#define MAC_PCU_TSF2_L32_OFFSET 0x000002cc
#define MAC_PCU_TSF2_L32_VALUE_MSB 31
#define MAC_PCU_TSF2_L32_VALUE_LSB 0
#define MAC_PCU_TSF2_L32_VALUE_MASK 0xffffffff
#define MAC_PCU_TSF2_L32_VALUE_GET(x) (((x) & MAC_PCU_TSF2_L32_VALUE_MASK) >> MAC_PCU_TSF2_L32_VALUE_LSB)
#define MAC_PCU_TSF2_L32_VALUE_SET(x) (((x) << MAC_PCU_TSF2_L32_VALUE_LSB) & MAC_PCU_TSF2_L32_VALUE_MASK)
#define MAC_PCU_TSF2_U32_ADDRESS 0x000002d0
#define MAC_PCU_TSF2_U32_OFFSET 0x000002d0
#define MAC_PCU_TSF2_U32_VALUE_MSB 31
#define MAC_PCU_TSF2_U32_VALUE_LSB 0
#define MAC_PCU_TSF2_U32_VALUE_MASK 0xffffffff
#define MAC_PCU_TSF2_U32_VALUE_GET(x) (((x) & MAC_PCU_TSF2_U32_VALUE_MASK) >> MAC_PCU_TSF2_U32_VALUE_LSB)
#define MAC_PCU_TSF2_U32_VALUE_SET(x) (((x) << MAC_PCU_TSF2_U32_VALUE_LSB) & MAC_PCU_TSF2_U32_VALUE_MASK)
#define MAC_PCU_GENERIC_TIMERS_MODE3_ADDRESS 0x000002d4
#define MAC_PCU_GENERIC_TIMERS_MODE3_OFFSET 0x000002d4
#define MAC_PCU_GENERIC_TIMERS_MODE3_OVERFLOW_INDEX_MSB 27
#define MAC_PCU_GENERIC_TIMERS_MODE3_OVERFLOW_INDEX_LSB 24
#define MAC_PCU_GENERIC_TIMERS_MODE3_OVERFLOW_INDEX_MASK 0x0f000000
#define MAC_PCU_GENERIC_TIMERS_MODE3_OVERFLOW_INDEX_GET(x) (((x) & MAC_PCU_GENERIC_TIMERS_MODE3_OVERFLOW_INDEX_MASK) >> MAC_PCU_GENERIC_TIMERS_MODE3_OVERFLOW_INDEX_LSB)
#define MAC_PCU_GENERIC_TIMERS_MODE3_OVERFLOW_INDEX_SET(x) (((x) << MAC_PCU_GENERIC_TIMERS_MODE3_OVERFLOW_INDEX_LSB) & MAC_PCU_GENERIC_TIMERS_MODE3_OVERFLOW_INDEX_MASK)
#define MAC_PCU_GENERIC_TIMERS_MODE3_THRESH_MSB 19
#define MAC_PCU_GENERIC_TIMERS_MODE3_THRESH_LSB 0
#define MAC_PCU_GENERIC_TIMERS_MODE3_THRESH_MASK 0x000fffff
#define MAC_PCU_GENERIC_TIMERS_MODE3_THRESH_GET(x) (((x) & MAC_PCU_GENERIC_TIMERS_MODE3_THRESH_MASK) >> MAC_PCU_GENERIC_TIMERS_MODE3_THRESH_LSB)
#define MAC_PCU_GENERIC_TIMERS_MODE3_THRESH_SET(x) (((x) << MAC_PCU_GENERIC_TIMERS_MODE3_THRESH_LSB) & MAC_PCU_GENERIC_TIMERS_MODE3_THRESH_MASK)
#define MAC_PCU_DIRECT_CONNECT_ADDRESS 0x000002d8
#define MAC_PCU_DIRECT_CONNECT_OFFSET 0x000002d8
#define MAC_PCU_DIRECT_CONNECT_STA_TSF_1_2_SEL_MSB 2
#define MAC_PCU_DIRECT_CONNECT_STA_TSF_1_2_SEL_LSB 2
#define MAC_PCU_DIRECT_CONNECT_STA_TSF_1_2_SEL_MASK 0x00000004
#define MAC_PCU_DIRECT_CONNECT_STA_TSF_1_2_SEL_GET(x) (((x) & MAC_PCU_DIRECT_CONNECT_STA_TSF_1_2_SEL_MASK) >> MAC_PCU_DIRECT_CONNECT_STA_TSF_1_2_SEL_LSB)
#define MAC_PCU_DIRECT_CONNECT_STA_TSF_1_2_SEL_SET(x) (((x) << MAC_PCU_DIRECT_CONNECT_STA_TSF_1_2_SEL_LSB) & MAC_PCU_DIRECT_CONNECT_STA_TSF_1_2_SEL_MASK)
#define MAC_PCU_DIRECT_CONNECT_AP_TSF_1_2_SEL_MSB 1
#define MAC_PCU_DIRECT_CONNECT_AP_TSF_1_2_SEL_LSB 1
#define MAC_PCU_DIRECT_CONNECT_AP_TSF_1_2_SEL_MASK 0x00000002
#define MAC_PCU_DIRECT_CONNECT_AP_TSF_1_2_SEL_GET(x) (((x) & MAC_PCU_DIRECT_CONNECT_AP_TSF_1_2_SEL_MASK) >> MAC_PCU_DIRECT_CONNECT_AP_TSF_1_2_SEL_LSB)
#define MAC_PCU_DIRECT_CONNECT_AP_TSF_1_2_SEL_SET(x) (((x) << MAC_PCU_DIRECT_CONNECT_AP_TSF_1_2_SEL_LSB) & MAC_PCU_DIRECT_CONNECT_AP_TSF_1_2_SEL_MASK)
#define MAC_PCU_DIRECT_CONNECT_AP_STA_ENABLE_MSB 0
#define MAC_PCU_DIRECT_CONNECT_AP_STA_ENABLE_LSB 0
#define MAC_PCU_DIRECT_CONNECT_AP_STA_ENABLE_MASK 0x00000001
#define MAC_PCU_DIRECT_CONNECT_AP_STA_ENABLE_GET(x) (((x) & MAC_PCU_DIRECT_CONNECT_AP_STA_ENABLE_MASK) >> MAC_PCU_DIRECT_CONNECT_AP_STA_ENABLE_LSB)
#define MAC_PCU_DIRECT_CONNECT_AP_STA_ENABLE_SET(x) (((x) << MAC_PCU_DIRECT_CONNECT_AP_STA_ENABLE_LSB) & MAC_PCU_DIRECT_CONNECT_AP_STA_ENABLE_MASK)
#define THERM_CTRL1_ADDRESS 0x000002dc
#define THERM_CTRL1_OFFSET 0x000002dc
#define THERM_CTRL1_BYPASS_MSB 16
#define THERM_CTRL1_BYPASS_LSB 16
#define THERM_CTRL1_BYPASS_MASK 0x00010000
#define THERM_CTRL1_BYPASS_GET(x) (((x) & THERM_CTRL1_BYPASS_MASK) >> THERM_CTRL1_BYPASS_LSB)
#define THERM_CTRL1_BYPASS_SET(x) (((x) << THERM_CTRL1_BYPASS_LSB) & THERM_CTRL1_BYPASS_MASK)
#define THERM_CTRL1_WIDTH_ARBITOR_MSB 15
#define THERM_CTRL1_WIDTH_ARBITOR_LSB 12
#define THERM_CTRL1_WIDTH_ARBITOR_MASK 0x0000f000
#define THERM_CTRL1_WIDTH_ARBITOR_GET(x) (((x) & THERM_CTRL1_WIDTH_ARBITOR_MASK) >> THERM_CTRL1_WIDTH_ARBITOR_LSB)
#define THERM_CTRL1_WIDTH_ARBITOR_SET(x) (((x) << THERM_CTRL1_WIDTH_ARBITOR_LSB) & THERM_CTRL1_WIDTH_ARBITOR_MASK)
#define THERM_CTRL1_WIDTH_MSB 11
#define THERM_CTRL1_WIDTH_LSB 5
#define THERM_CTRL1_WIDTH_MASK 0x00000fe0
#define THERM_CTRL1_WIDTH_GET(x) (((x) & THERM_CTRL1_WIDTH_MASK) >> THERM_CTRL1_WIDTH_LSB)
#define THERM_CTRL1_WIDTH_SET(x) (((x) << THERM_CTRL1_WIDTH_LSB) & THERM_CTRL1_WIDTH_MASK)
#define THERM_CTRL1_TYPE_MSB 4
#define THERM_CTRL1_TYPE_LSB 3
#define THERM_CTRL1_TYPE_MASK 0x00000018
#define THERM_CTRL1_TYPE_GET(x) (((x) & THERM_CTRL1_TYPE_MASK) >> THERM_CTRL1_TYPE_LSB)
#define THERM_CTRL1_TYPE_SET(x) (((x) << THERM_CTRL1_TYPE_LSB) & THERM_CTRL1_TYPE_MASK)
#define THERM_CTRL1_MEASURE_MSB 2
#define THERM_CTRL1_MEASURE_LSB 2
#define THERM_CTRL1_MEASURE_MASK 0x00000004
#define THERM_CTRL1_MEASURE_GET(x) (((x) & THERM_CTRL1_MEASURE_MASK) >> THERM_CTRL1_MEASURE_LSB)
#define THERM_CTRL1_MEASURE_SET(x) (((x) << THERM_CTRL1_MEASURE_LSB) & THERM_CTRL1_MEASURE_MASK)
#define THERM_CTRL1_INT_EN_MSB 1
#define THERM_CTRL1_INT_EN_LSB 1
#define THERM_CTRL1_INT_EN_MASK 0x00000002
#define THERM_CTRL1_INT_EN_GET(x) (((x) & THERM_CTRL1_INT_EN_MASK) >> THERM_CTRL1_INT_EN_LSB)
#define THERM_CTRL1_INT_EN_SET(x) (((x) << THERM_CTRL1_INT_EN_LSB) & THERM_CTRL1_INT_EN_MASK)
#define THERM_CTRL1_INT_STATUS_MSB 0
#define THERM_CTRL1_INT_STATUS_LSB 0
#define THERM_CTRL1_INT_STATUS_MASK 0x00000001
#define THERM_CTRL1_INT_STATUS_GET(x) (((x) & THERM_CTRL1_INT_STATUS_MASK) >> THERM_CTRL1_INT_STATUS_LSB)
#define THERM_CTRL1_INT_STATUS_SET(x) (((x) << THERM_CTRL1_INT_STATUS_LSB) & THERM_CTRL1_INT_STATUS_MASK)
#define THERM_CTRL2_ADDRESS 0x000002e0
#define THERM_CTRL2_OFFSET 0x000002e0
#define THERM_CTRL2_ADC_OFF_MSB 25
#define THERM_CTRL2_ADC_OFF_LSB 25
#define THERM_CTRL2_ADC_OFF_MASK 0x02000000
#define THERM_CTRL2_ADC_OFF_GET(x) (((x) & THERM_CTRL2_ADC_OFF_MASK) >> THERM_CTRL2_ADC_OFF_LSB)
#define THERM_CTRL2_ADC_OFF_SET(x) (((x) << THERM_CTRL2_ADC_OFF_LSB) & THERM_CTRL2_ADC_OFF_MASK)
#define THERM_CTRL2_ADC_ON_MSB 24
#define THERM_CTRL2_ADC_ON_LSB 24
#define THERM_CTRL2_ADC_ON_MASK 0x01000000
#define THERM_CTRL2_ADC_ON_GET(x) (((x) & THERM_CTRL2_ADC_ON_MASK) >> THERM_CTRL2_ADC_ON_LSB)
#define THERM_CTRL2_ADC_ON_SET(x) (((x) << THERM_CTRL2_ADC_ON_LSB) & THERM_CTRL2_ADC_ON_MASK)
#define THERM_CTRL2_SAMPLE_MSB 23
#define THERM_CTRL2_SAMPLE_LSB 16
#define THERM_CTRL2_SAMPLE_MASK 0x00ff0000
#define THERM_CTRL2_SAMPLE_GET(x) (((x) & THERM_CTRL2_SAMPLE_MASK) >> THERM_CTRL2_SAMPLE_LSB)
#define THERM_CTRL2_SAMPLE_SET(x) (((x) << THERM_CTRL2_SAMPLE_LSB) & THERM_CTRL2_SAMPLE_MASK)
#define THERM_CTRL2_HIGH_MSB 15
#define THERM_CTRL2_HIGH_LSB 8
#define THERM_CTRL2_HIGH_MASK 0x0000ff00
#define THERM_CTRL2_HIGH_GET(x) (((x) & THERM_CTRL2_HIGH_MASK) >> THERM_CTRL2_HIGH_LSB)
#define THERM_CTRL2_HIGH_SET(x) (((x) << THERM_CTRL2_HIGH_LSB) & THERM_CTRL2_HIGH_MASK)
#define THERM_CTRL2_LOW_MSB 7
#define THERM_CTRL2_LOW_LSB 0
#define THERM_CTRL2_LOW_MASK 0x000000ff
#define THERM_CTRL2_LOW_GET(x) (((x) & THERM_CTRL2_LOW_MASK) >> THERM_CTRL2_LOW_LSB)
#define THERM_CTRL2_LOW_SET(x) (((x) << THERM_CTRL2_LOW_LSB) & THERM_CTRL2_LOW_MASK)
#define THERM_CTRL3_ADDRESS 0x000002e4
#define THERM_CTRL3_OFFSET 0x000002e4
#define THERM_CTRL3_ADC_GAIN_MSB 16
#define THERM_CTRL3_ADC_GAIN_LSB 8
#define THERM_CTRL3_ADC_GAIN_MASK 0x0001ff00
#define THERM_CTRL3_ADC_GAIN_GET(x) (((x) & THERM_CTRL3_ADC_GAIN_MASK) >> THERM_CTRL3_ADC_GAIN_LSB)
#define THERM_CTRL3_ADC_GAIN_SET(x) (((x) << THERM_CTRL3_ADC_GAIN_LSB) & THERM_CTRL3_ADC_GAIN_MASK)
#define THERM_CTRL3_ADC_OFFSET_MSB 7
#define THERM_CTRL3_ADC_OFFSET_LSB 0
#define THERM_CTRL3_ADC_OFFSET_MASK 0x000000ff
#define THERM_CTRL3_ADC_OFFSET_GET(x) (((x) & THERM_CTRL3_ADC_OFFSET_MASK) >> THERM_CTRL3_ADC_OFFSET_LSB)
#define THERM_CTRL3_ADC_OFFSET_SET(x) (((x) << THERM_CTRL3_ADC_OFFSET_LSB) & THERM_CTRL3_ADC_OFFSET_MASK)
#ifndef __ASSEMBLER__
typedef struct rtc_wlan_reg_reg_s {
volatile unsigned int wlan_reset_control;
volatile unsigned int wlan_xtal_control;
volatile unsigned int wlan_tcxo_detect;
volatile unsigned int wlan_xtal_test;
volatile unsigned int wlan_quadrature;
volatile unsigned int wlan_pll_control;
volatile unsigned int wlan_pll_settle;
volatile unsigned int wlan_xtal_settle;
volatile unsigned int wlan_cpu_clock;
volatile unsigned int wlan_clock_out;
volatile unsigned int wlan_clock_control;
volatile unsigned int wlan_bias_override;
volatile unsigned int wlan_wdt_control;
volatile unsigned int wlan_wdt_status;
volatile unsigned int wlan_wdt;
volatile unsigned int wlan_wdt_count;
volatile unsigned int wlan_wdt_reset;
volatile unsigned int wlan_int_status;
volatile unsigned int wlan_lf_timer0;
volatile unsigned int wlan_lf_timer_count0;
volatile unsigned int wlan_lf_timer_control0;
volatile unsigned int wlan_lf_timer_status0;
volatile unsigned int wlan_lf_timer1;
volatile unsigned int wlan_lf_timer_count1;
volatile unsigned int wlan_lf_timer_control1;
volatile unsigned int wlan_lf_timer_status1;
volatile unsigned int wlan_lf_timer2;
volatile unsigned int wlan_lf_timer_count2;
volatile unsigned int wlan_lf_timer_control2;
volatile unsigned int wlan_lf_timer_status2;
volatile unsigned int wlan_lf_timer3;
volatile unsigned int wlan_lf_timer_count3;
volatile unsigned int wlan_lf_timer_control3;
volatile unsigned int wlan_lf_timer_status3;
volatile unsigned int wlan_hf_timer;
volatile unsigned int wlan_hf_timer_count;
volatile unsigned int wlan_hf_lf_count;
volatile unsigned int wlan_hf_timer_control;
volatile unsigned int wlan_hf_timer_status;
volatile unsigned int wlan_rtc_control;
volatile unsigned int wlan_rtc_time;
volatile unsigned int wlan_rtc_date;
volatile unsigned int wlan_rtc_set_time;
volatile unsigned int wlan_rtc_set_date;
volatile unsigned int wlan_rtc_set_alarm;
volatile unsigned int wlan_rtc_config;
volatile unsigned int wlan_rtc_alarm_status;
volatile unsigned int wlan_uart_wakeup;
volatile unsigned int wlan_reset_cause;
volatile unsigned int wlan_system_sleep;
volatile unsigned int wlan_sdio_wrapper;
volatile unsigned int wlan_mac_sleep_control;
volatile unsigned int wlan_keep_awake;
volatile unsigned int wlan_lpo_cal_time;
volatile unsigned int wlan_lpo_init_dividend_int;
volatile unsigned int wlan_lpo_init_dividend_fraction;
volatile unsigned int wlan_lpo_cal;
volatile unsigned int wlan_lpo_cal_test_control;
volatile unsigned int wlan_lpo_cal_test_status;
volatile unsigned int wlan_chip_id;
volatile unsigned int wlan_derived_rtc_clk;
volatile unsigned int mac_pcu_slp32_mode;
volatile unsigned int mac_pcu_slp32_wake;
volatile unsigned int mac_pcu_slp32_inc;
volatile unsigned int mac_pcu_slp_mib1;
volatile unsigned int mac_pcu_slp_mib2;
volatile unsigned int mac_pcu_slp_mib3;
volatile unsigned int wlan_power_reg;
volatile unsigned int wlan_core_clk_ctrl;
volatile unsigned int wlan_gpio_wakeup_control;
volatile unsigned int ht;
volatile unsigned int mac_pcu_tsf_l32;
volatile unsigned int mac_pcu_tsf_u32;
volatile unsigned int mac_pcu_wbtimer;
unsigned char pad0[24]; /* pad to 0x140 */
volatile unsigned int mac_pcu_generic_timers[16];
volatile unsigned int mac_pcu_generic_timers_mode;
unsigned char pad1[60]; /* pad to 0x1c0 */
volatile unsigned int mac_pcu_generic_timers2[16];
volatile unsigned int mac_pcu_generic_timers_mode2;
volatile unsigned int mac_pcu_slp1;
volatile unsigned int mac_pcu_slp2;
volatile unsigned int mac_pcu_reset_tsf;
volatile unsigned int mac_pcu_tsf_add_pll;
volatile unsigned int sleep_retention;
volatile unsigned int btcoexctrl;
volatile unsigned int wbsync_priority1;
volatile unsigned int wbsync_priority2;
volatile unsigned int wbsync_priority3;
volatile unsigned int btcoex0;
volatile unsigned int btcoex1;
volatile unsigned int btcoex2;
volatile unsigned int btcoex3;
volatile unsigned int btcoex4;
volatile unsigned int btcoex5;
volatile unsigned int btcoex6;
volatile unsigned int lock;
volatile unsigned int nolock_priority;
volatile unsigned int wbsync;
volatile unsigned int wbsync1;
volatile unsigned int wbsync2;
volatile unsigned int wbsync3;
volatile unsigned int wb_timer_target;
volatile unsigned int wb_timer_slop;
volatile unsigned int btcoex_int_en;
volatile unsigned int btcoex_int_stat;
volatile unsigned int btpriority_int_en;
volatile unsigned int btpriority_int_stat;
volatile unsigned int btpriority_stomp_int_en;
volatile unsigned int btpriority_stomp_int_stat;
volatile unsigned int mac_pcu_bmiss_timeout;
volatile unsigned int mac_pcu_cab_awake;
volatile unsigned int lp_perf_counter;
volatile unsigned int lp_perf_light_sleep;
volatile unsigned int lp_perf_deep_sleep;
volatile unsigned int lp_perf_on;
volatile unsigned int st_64_bit;
volatile unsigned int message_wr;
volatile unsigned int message_wr_p;
volatile unsigned int message_rd;
volatile unsigned int message_rd_p;
volatile unsigned int chip_mode;
volatile unsigned int clk_req_fall_edge;
volatile unsigned int otp;
volatile unsigned int otp_status;
volatile unsigned int pmu;
unsigned char pad2[4]; /* pad to 0x2c0 */
volatile unsigned int pmu_config[2];
volatile unsigned int pmu_bypass;
volatile unsigned int mac_pcu_tsf2_l32;
volatile unsigned int mac_pcu_tsf2_u32;
volatile unsigned int mac_pcu_generic_timers_mode3;
volatile unsigned int mac_pcu_direct_connect;
volatile unsigned int therm_ctrl1;
volatile unsigned int therm_ctrl2;
volatile unsigned int therm_ctrl3;
} rtc_wlan_reg_reg_t;
#endif /* __ASSEMBLER__ */
#endif /* _RTC_WLAN_REG_H_ */
|