1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2020 NXP
*/
#include <linux/clk.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/delay.h>
#include <linux/phy/phy.h>
#include <linux/platform_device.h>
#define PHY_PLL_LOCK_WAIT_MAX_RETRIES 2000
#define IMX8MP_PCIE_PHY_FLAG_EXT_OSC BIT(0)
#define IMX8MP_PCIE_PHY_CMN_REG020 0x80
#define PLL_ANA_LPF_R_SEL_FINE_0_4 0x04
#define IMX8MP_PCIE_PHY_CMN_REG036 0xD8
#define PLL_PMS_SDIV_8_4 0x32
#define IMX8MP_PCIE_PHY_CMN_REG061 0x184
#define ANA_PLL_CLK_OUT_TO_EXT_IO_EN BIT(0)
#define IMX8MP_PCIE_PHY_CMN_REG062 0x188
#define ANA_PLL_CLK_OUT_TO_EXT_IO_SEL BIT(3)
#define IMX8MP_PCIE_PHY_CMN_REG063 0x18C
#define AUX_PLL_REFCLK_SEL_SYS_PLL GENMASK(7, 6)
#define IMX8MP_PCIE_PHY_CMN_REG064 0x190
#define ANA_AUX_RX_TX_SEL_TX BIT(7)
#define ANA_AUX_RX_TERM_GND_EN BIT(3)
#define ANA_AUX_TX_TERM BIT(2)
#define IMX8MP_PCIE_PHY_CMN_REG065 0x194
#define ANA_AUX_RX_TERM (BIT(7) | BIT(4))
#define ANA_AUX_TX_LVL GENMASK(3, 0)
#define IMX8MP_PCIE_PHY_CMN_REG076 0x200
#define LANE_RESET_MUX_SEL 0x00
#define IMX8MP_PCIE_PHY_CMN_REG078 0x208
#define LANE_TX_DATA_CLK_MUX_SEL 0x00
#define IMX8MP_PCIE_PHY_TRSV_REG001 0x404
#define LN0_OVRD_TX_DRV_LVL 0x2D
#define IMX8MP_PCIE_PHY_TRSV_REG020 0x480
#define LN0_RX_CDR_REFDIV_1_2 1
#define IMX8MP_PCIE_PHY_TRSV_REG022 0x488
#define LN0_RX_CDR_REFDIV_1_1 0
#define IMX8MP_PCIE_PHY_TRSV_REG0BB 0x6EC
#define LN0_TXD_DESKEW_BYPASS BIT(2)
#define IMX8MP_PCIE_PHY_TRSV_REG0CF 0x73C
#define LN0_MISC_TX_CLK_SRC BIT(2)
struct imx8_pcie_phy {
struct phy *phy;
struct clk *clk;
void __iomem *base;
u32 flags;
};
static int imx8_pcie_phy_init(struct phy *phy)
{
u32 value, retries = 0;
struct imx8_pcie_phy *imx8_phy = phy_get_drvdata(phy);
/*
* SW workaround for ERR050442 of the iMX865 PCIe.
* Description:
* PCIE PHY can't support GEN3. GEN 1/2 are supported. Some
* buffer structures within the digital implementation in the
* PHY required for GEN3 operation are incorrect. This logic can
* be bypassed (optionally) in GEN 1/2 operation. This same
* implementation bug prevents SW form reading some status bits
* in all PCIe modes.
*
* Workaround:
* SW driver doesn't need to read the PHY status bits for proper
* PCIe operation. The buffer structure can be bypassed to
* completely support GEN1/2 operation. With some SW driver
* workarounds to read status from the PCIe PCS instead of the
* PHY, proper operation can be achieved for GEN1/2. Proper
* operation for GEN3 cannot be achieved with the SW workaround
* since the buffer structure cannot be bypassed in GEN3 mode.
*/
/* wait for pipe0_clk locked by checking status from PCS. */
for (retries = 0; retries < PHY_PLL_LOCK_WAIT_MAX_RETRIES;
retries++) {
value = readl(imx8_phy->base + 0x8188);
if (value == BIT(1))
break;
udelay(10);
}
if (retries >= PHY_PLL_LOCK_WAIT_MAX_RETRIES) {
pr_info("pcie phy pipe clk is not ready\n");
return -ETIMEDOUT;
}
return 0;
}
static int imx8_pcie_phy_cal(struct phy *phy)
{
u32 value;
struct imx8_pcie_phy *imx8_phy = phy_get_drvdata(phy);
/* export clock to ep when internal clock is used as PHY REF clock */
if ((imx8_phy->flags & IMX8MP_PCIE_PHY_FLAG_EXT_OSC) == 0) {
writel(ANA_PLL_CLK_OUT_TO_EXT_IO_EN,
imx8_phy->base + IMX8MP_PCIE_PHY_CMN_REG061);
writel(ANA_PLL_CLK_OUT_TO_EXT_IO_SEL,
imx8_phy->base + IMX8MP_PCIE_PHY_CMN_REG062);
writel(AUX_PLL_REFCLK_SEL_SYS_PLL,
imx8_phy->base + IMX8MP_PCIE_PHY_CMN_REG063);
value = ANA_AUX_RX_TX_SEL_TX | ANA_AUX_TX_TERM;
writel(value | ANA_AUX_RX_TERM_GND_EN,
imx8_phy->base + IMX8MP_PCIE_PHY_CMN_REG064);
writel(ANA_AUX_RX_TERM | ANA_AUX_TX_LVL,
imx8_phy->base + IMX8MP_PCIE_PHY_CMN_REG065);
}
/* Configure TX drive level */
writel(LN0_OVRD_TX_DRV_LVL,
imx8_phy->base + IMX8MP_PCIE_PHY_TRSV_REG001);
writel(PLL_ANA_LPF_R_SEL_FINE_0_4,
imx8_phy->base + IMX8MP_PCIE_PHY_CMN_REG020);
writel(LANE_RESET_MUX_SEL,
imx8_phy->base + IMX8MP_PCIE_PHY_CMN_REG076);
writel(LANE_TX_DATA_CLK_MUX_SEL,
imx8_phy->base + IMX8MP_PCIE_PHY_CMN_REG078);
/* setup_deskew_fifo_bypass to workaround ERR050442 */
udelay(1);
writel(PLL_PMS_SDIV_8_4,
imx8_phy->base + IMX8MP_PCIE_PHY_CMN_REG036);
writel(LN0_RX_CDR_REFDIV_1_2,
imx8_phy->base + IMX8MP_PCIE_PHY_TRSV_REG020);
writel(LN0_RX_CDR_REFDIV_1_1,
imx8_phy->base + IMX8MP_PCIE_PHY_TRSV_REG022);
writel(LN0_MISC_TX_CLK_SRC,
imx8_phy->base + IMX8MP_PCIE_PHY_TRSV_REG0CF);
writel(LN0_TXD_DESKEW_BYPASS,
imx8_phy->base + IMX8MP_PCIE_PHY_TRSV_REG0BB);
udelay(1);
return 0;
}
static int imx8_pcie_phy_power_on(struct phy *phy)
{
struct imx8_pcie_phy *imx8_phy = phy_get_drvdata(phy);
return clk_prepare_enable(imx8_phy->clk);
}
static int imx8_pcie_phy_power_off(struct phy *phy)
{
struct imx8_pcie_phy *imx8_phy = phy_get_drvdata(phy);
clk_disable_unprepare(imx8_phy->clk);
return 0;
}
static struct phy_ops imx8_pcie_phy_ops = {
.init = imx8_pcie_phy_init,
.calibrate = imx8_pcie_phy_cal,
.power_on = imx8_pcie_phy_power_on,
.power_off = imx8_pcie_phy_power_off,
.owner = THIS_MODULE,
};
static int imx8_pcie_phy_probe(struct platform_device *pdev)
{
u32 val = 0;
struct phy_provider *phy_provider;
struct device *dev = &pdev->dev;
struct device_node *np = dev->of_node;
struct imx8_pcie_phy *imx8_phy;
struct resource *res;
imx8_phy = devm_kzalloc(dev, sizeof(*imx8_phy), GFP_KERNEL);
if (!imx8_phy)
return -ENOMEM;
imx8_phy->flags &= ~IMX8MP_PCIE_PHY_FLAG_EXT_OSC;
if (of_property_read_u32(np, "clk_mode", &val) < 0)
/*
* Not specify clk_mod, use the external OSC as default
* CLK mode.
*/
imx8_phy->flags |= IMX8MP_PCIE_PHY_FLAG_EXT_OSC;
if (val == 0)
imx8_phy->flags &= ~IMX8MP_PCIE_PHY_FLAG_EXT_OSC;
else
dev_info(dev, "invalid clk mode %d.\n", val);
imx8_phy->clk = devm_clk_get(dev, "phy");
if (IS_ERR(imx8_phy->clk)) {
dev_err(dev, "failed to get imx pcie phy clock\n");
return PTR_ERR(imx8_phy->clk);
}
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
imx8_phy->base = devm_ioremap_resource(dev, res);
if (IS_ERR(imx8_phy->base))
return PTR_ERR(imx8_phy->base);
imx8_phy->phy = devm_phy_create(dev, NULL, &imx8_pcie_phy_ops);
if (IS_ERR(imx8_phy->phy))
return PTR_ERR(imx8_phy->phy);
phy_set_drvdata(imx8_phy->phy, imx8_phy);
phy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate);
return PTR_ERR_OR_ZERO(phy_provider);
}
static const struct of_device_id imx8_pcie_phy_of_match[] = {
{.compatible = "fsl,imx8mp-pcie-phy",},
{ },
};
MODULE_DEVICE_TABLE(of, imx8_pcie_phy_of_match);
static struct platform_driver imx8_pcie_phy_driver = {
.probe = imx8_pcie_phy_probe,
.driver = {
.name = "imx8-pcie-phy",
.of_match_table = imx8_pcie_phy_of_match,
}
};
module_platform_driver(imx8_pcie_phy_driver);
MODULE_DESCRIPTION("FSL IMX8 PCIE PHY driver");
MODULE_LICENSE("GPL");
|
