summaryrefslogtreecommitdiff
path: root/drivers/video/tegra/dc/nvsd.c
blob: db95171cb9f700b41371e32009734753fb37b9b2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
/*
 * drivers/video/tegra/dc/nvsd.c
 *
 * Copyright (c) 2010-2011, NVIDIA Corporation.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#include <linux/kernel.h>
#include <mach/dc.h>
#include <linux/types.h>
#include <linux/string.h>
#include <linux/slab.h>
#include <linux/backlight.h>

#include "dc_reg.h"
#include "dc_priv.h"
#include "nvsd.h"

/* Elements for sysfs access */
#define NVSD_ATTR(__name) static struct kobj_attribute nvsd_attr_##__name = \
	__ATTR(__name, S_IRUGO|S_IWUSR, nvsd_settings_show, nvsd_settings_store)
#define NVSD_ATTRS_ENTRY(__name) (&nvsd_attr_##__name.attr)
#define IS_NVSD_ATTR(__name) (attr == &nvsd_attr_##__name)

static ssize_t nvsd_settings_show(struct kobject *kobj,
	struct kobj_attribute *attr, char *buf);

static ssize_t nvsd_settings_store(struct kobject *kobj,
	struct kobj_attribute *attr, const char *buf, size_t count);

static ssize_t nvsd_registers_show(struct kobject *kobj,
	struct kobj_attribute *attr, char *buf);

NVSD_ATTR(enable);
NVSD_ATTR(aggressiveness);
NVSD_ATTR(bin_width);
NVSD_ATTR(hw_update_delay);
NVSD_ATTR(use_vid_luma);
NVSD_ATTR(coeff);
NVSD_ATTR(blp_time_constant);
NVSD_ATTR(blp_step);
NVSD_ATTR(fc_time_limit);
NVSD_ATTR(fc_threshold);
NVSD_ATTR(lut);
NVSD_ATTR(bltf);
static struct kobj_attribute nvsd_attr_registers =
	__ATTR(registers, S_IRUGO, nvsd_registers_show, NULL);

static struct attribute *nvsd_attrs[] = {
	NVSD_ATTRS_ENTRY(enable),
	NVSD_ATTRS_ENTRY(aggressiveness),
	NVSD_ATTRS_ENTRY(bin_width),
	NVSD_ATTRS_ENTRY(hw_update_delay),
	NVSD_ATTRS_ENTRY(use_vid_luma),
	NVSD_ATTRS_ENTRY(coeff),
	NVSD_ATTRS_ENTRY(blp_time_constant),
	NVSD_ATTRS_ENTRY(blp_step),
	NVSD_ATTRS_ENTRY(fc_time_limit),
	NVSD_ATTRS_ENTRY(fc_threshold),
	NVSD_ATTRS_ENTRY(lut),
	NVSD_ATTRS_ENTRY(bltf),
	NVSD_ATTRS_ENTRY(registers),
	NULL,
};

static struct attribute_group nvsd_attr_group = {
	.attrs = nvsd_attrs,
};

static struct kobject *nvsd_kobj;

/* shared brightness variable */
static atomic_t *sd_brightness = NULL;
/* shared boolean for manual K workaround */
static atomic_t man_k_until_blank = ATOMIC_INIT(0);

/* Functional initialization */
void nvsd_init(struct tegra_dc *dc, struct tegra_dc_sd_settings *settings) {
	u32 i = 0, val = 0, bw_idx = 0, bw = 0;
	/* TODO: check if HW says SD's available */

	/* If SD's not present or disabled, clear the register and return. */
	if (!settings || settings->enable == 0) {
		/* clear the brightness val, too. */
		if (sd_brightness)
			atomic_set(sd_brightness, 255);
		sd_brightness = NULL;

		tegra_dc_writel(dc, 0, DC_DISP_SD_CONTROL);
		return;
	}

	dev_dbg(&dc->ndev->dev, "NVSD Init:\n");

	/* WAR: Settings will not be valid until the next flip.
	   Thus, set manual K to either HW's current value (if
	   we're already enabled) or a non-effective value (if
	   we're about to enable). */
	val = tegra_dc_readl(dc, DC_DISP_SD_CONTROL);
	if (val & SD_ENABLE_NORMAL) {
		i = tegra_dc_readl(dc, DC_DISP_SD_HW_K_VALUES);
	}
	else {
		/* 0 values for RGB = 1.0, i.e. non-affected */
		i = 0;
	}
	tegra_dc_writel(dc, i, DC_DISP_SD_MAN_K_VALUES);
	/* Enable manual correction mode here so that changing the
	   settings won't immediately impact display dehavior. */
	val |= SD_CORRECTION_MODE_MAN;
	tegra_dc_writel(dc, val, DC_DISP_SD_CONTROL);

	switch (settings->bin_width) {
		default: case -1:
			/* A -1 bin-width indicates 'automatic'
			   based upon aggressiveness. */
			settings->bin_width = -1;
			switch (settings->aggressiveness) {
				default: case 0: case 1:
					bw = SD_BIN_WIDTH_ONE;
					break;
				case 2: case 3: case 4:
					bw = SD_BIN_WIDTH_TWO;
					break;
				case 5:
					bw = SD_BIN_WIDTH_FOUR;
					break;
			}
			break;
		case 1: bw = SD_BIN_WIDTH_ONE; break;
		case 2: bw = SD_BIN_WIDTH_TWO; break;
		case 4: bw = SD_BIN_WIDTH_FOUR; break;
		case 8: bw = SD_BIN_WIDTH_EIGHT; break;
	}
	bw_idx = bw >> 3;

	/* Write LUT */
	dev_dbg(&dc->ndev->dev, "  LUT:\n");
	for (i = 0; i < DC_DISP_SD_LUT_NUM; i++) {
		val = 	SD_LUT_R(settings->lut[bw_idx][i].r) |
			SD_LUT_G(settings->lut[bw_idx][i].g) |
			SD_LUT_B(settings->lut[bw_idx][i].b);
		tegra_dc_writel(dc, val, DC_DISP_SD_LUT(i));

		dev_dbg(&dc->ndev->dev, "    %d: 0x%08x\n", i, val);
	}

	/* Write BL TF */
	dev_dbg(&dc->ndev->dev, "  BL_TF:\n");
	for (i = 0; i < DC_DISP_SD_BL_TF_NUM; i++) {
		val = 	SD_BL_TF_POINT_0(settings->bltf[bw_idx][i][0]) |
			SD_BL_TF_POINT_1(settings->bltf[bw_idx][i][1]) |
			SD_BL_TF_POINT_2(settings->bltf[bw_idx][i][2]) |
			SD_BL_TF_POINT_3(settings->bltf[bw_idx][i][3]);
		tegra_dc_writel(dc, val, DC_DISP_SD_BL_TF(i));

		dev_dbg(&dc->ndev->dev, "    %d: 0x%08x\n", i, val);
	}

	/* Write Coeff */
	val = 	SD_CSC_COEFF_R(settings->coeff.r) |
		SD_CSC_COEFF_G(settings->coeff.g) |
		SD_CSC_COEFF_B(settings->coeff.b);
	tegra_dc_writel(dc, val, DC_DISP_SD_CSC_COEFF);
	dev_dbg(&dc->ndev->dev, "  COEFF: 0x%08x\n", val);

	/* Write BL Params */
	val = 	SD_BLP_TIME_CONSTANT(settings->blp.time_constant) |
		SD_BLP_STEP(settings->blp.step);
	tegra_dc_writel(dc, val, DC_DISP_SD_BL_PARAMETERS);
	dev_dbg(&dc->ndev->dev, "  BLP: 0x%08x\n", val);

	/* Write Auto/Manual PWM */
	val = (settings->use_auto_pwm) ? SD_BLC_MODE_AUTO : SD_BLC_MODE_MAN;
	tegra_dc_writel(dc, val, DC_DISP_SD_BL_CONTROL);
	dev_dbg(&dc->ndev->dev, "  BL_CONTROL: 0x%08x\n", val);

	/* Write Flicker Control */
	val = 	SD_FC_TIME_LIMIT(settings->fc.time_limit) |
		SD_FC_THRESHOLD(settings->fc.threshold);
	tegra_dc_writel(dc, val, DC_DISP_SD_FLICKER_CONTROL);
	dev_dbg(&dc->ndev->dev, "  FLICKER_CONTROL: 0x%08x\n", val);

	/* Manage SD Control */
	val = 0;
	/* Stay in manual correction mode until the next flip. */
	val |= SD_CORRECTION_MODE_MAN;
	/* Enable / One-Shot */
	val |= (settings->enable == 2) ?
			(SD_ENABLE_ONESHOT | SD_ONESHOT_ENABLE) :
			SD_ENABLE_NORMAL;
	/* HW Update Delay */
	val |= SD_HW_UPDATE_DLY(settings->hw_update_delay);
	/* Video Luma */
	val |= (settings->use_vid_luma) ? SD_USE_VID_LUMA : 0;
	/* Aggressiveness */
	val |= SD_AGGRESSIVENESS(settings->aggressiveness);
	/* Bin Width (value derived above) */
	val |= bw;
	/* Finally, Write SD Control */
	tegra_dc_writel(dc, val, DC_DISP_SD_CONTROL);
	dev_dbg(&dc->ndev->dev, "  SD_CONTROL: 0x%08x\n", val);

	/* set the brightness pointer */
	sd_brightness = settings->sd_brightness;

	/* note that we're in manual K until the next flip */
	atomic_set(&man_k_until_blank, 1);
}

/* Periodic update */
bool nvsd_update_brightness(struct tegra_dc *dc) {
	u32 val = 0;
	int cur_sd_brightness;

	if (sd_brightness) {
		if (atomic_read(&man_k_until_blank)) {
			val = tegra_dc_readl(dc, DC_DISP_SD_CONTROL);
			val &= ~SD_CORRECTION_MODE_MAN;
			tegra_dc_writel(dc, val, DC_DISP_SD_CONTROL);
			atomic_set(&man_k_until_blank, 0);
		}

		cur_sd_brightness = atomic_read(sd_brightness);

		/* read brightness value */
		val = tegra_dc_readl(dc, DC_DISP_SD_BL_CONTROL);
		val = SD_BLC_BRIGHTNESS(val);

		if (val != (u32)cur_sd_brightness)
		{
			/* set brightness value and note the update */
			atomic_set(sd_brightness, (int)val);
			return true;
		}
	}

	/* No update needed. */
	return false;
}

/* Sysfs accessors */
static ssize_t nvsd_settings_show(struct kobject *kobj,
	struct kobj_attribute *attr, char *buf)
{
	struct device *dev = container_of((kobj->parent), struct device, kobj);
	struct nvhost_device *ndev = to_nvhost_device(dev);
	struct tegra_dc *dc = nvhost_get_drvdata(ndev);
	struct tegra_dc_sd_settings *sd_settings = dc->out->sd_settings;
	ssize_t res = 0;

	if(sd_settings) {
		if(IS_NVSD_ATTR(enable)) {
			res = snprintf(buf, PAGE_SIZE, "%d\n",
				sd_settings->enable);
		}
		else if(IS_NVSD_ATTR(aggressiveness)) {
			res = snprintf(buf, PAGE_SIZE, "%d\n",
				sd_settings->aggressiveness);
		}
		else if(IS_NVSD_ATTR(bin_width)) {
			res = snprintf(buf, PAGE_SIZE, "%d\n",
				sd_settings->bin_width);
		}
		else if(IS_NVSD_ATTR(hw_update_delay)) {
			res = snprintf(buf, PAGE_SIZE, "%d\n",
				sd_settings->hw_update_delay);
		}
		else if(IS_NVSD_ATTR(use_vid_luma)) {
			res = snprintf(buf, PAGE_SIZE, "%d\n",
				sd_settings->use_vid_luma);
		}
		else if(IS_NVSD_ATTR(coeff)) {
			res = snprintf(buf, PAGE_SIZE, "R: %d / G: %d / B: %d\n",
				sd_settings->coeff.r,
				sd_settings->coeff.g,
				sd_settings->coeff.b);
		}
		else if(IS_NVSD_ATTR(blp_time_constant)) {
			res = snprintf(buf, PAGE_SIZE, "%d\n",
				sd_settings->blp.time_constant);
		}
		else if(IS_NVSD_ATTR(blp_step)) {
			res = snprintf(buf, PAGE_SIZE, "%d\n",
				sd_settings->blp.step);
		}
		else if(IS_NVSD_ATTR(fc_time_limit)) {
			res = snprintf(buf, PAGE_SIZE, "%d\n",
				sd_settings->fc.time_limit);
		}
		else if(IS_NVSD_ATTR(fc_threshold)) {
			res = snprintf(buf, PAGE_SIZE, "%d\n",
				sd_settings->fc.threshold);
		}
		else if(IS_NVSD_ATTR(lut)) {
			u32 i = 0, j = 0;
			for (i = 0; i < NUM_BIN_WIDTHS; i++) {
				res += snprintf(buf + res, PAGE_SIZE - res,
					"Bin Width: %d\n", 1<<i);
				for (j = 0; j < DC_DISP_SD_LUT_NUM; j++) {
					res += snprintf(buf + res, PAGE_SIZE - res,
						"%d: R: %3d / G: %3d / B: %3d\n",
						j,
						sd_settings->lut[i][j].r,
						sd_settings->lut[i][j].g,
						sd_settings->lut[i][j].b);
				}
			}
		}
		else if(IS_NVSD_ATTR(bltf)) {
			u32 i = 0, j = 0;
			for (i = 0; i < NUM_BIN_WIDTHS; i++) {
				res += snprintf(buf + res, PAGE_SIZE - res,
					"Bin Width: %d\n", 1<<i);
				for (j = 0; j < DC_DISP_SD_BL_TF_NUM; j++) {
					res += snprintf(buf + res, PAGE_SIZE - res,
						"%d: 0: %3d / 1: %3d / 2: %3d / 3: %3d\n",
						j,
						sd_settings->bltf[i][j][0],
						sd_settings->bltf[i][j][1],
						sd_settings->bltf[i][j][2],
						sd_settings->bltf[i][j][3]);
				}
			}
		}
		else {
			res = -EINVAL;
		}
	}
	else {
		/* This shouldn't be reachable. But just in case... */
		res = -EINVAL;
	}

	return res;
}

#define NVSD_CHECK_AND_UPDATE(_min, _max, _varname) { \
	int val = simple_strtol(buf, NULL, 10); \
	if (val >= _min && val <= _max) { \
		sd_settings->_varname = val; \
		settings_updated = true; \
	} }
#define NVSD_GET_MULTI(_ele, _num, _act, _min, _max) { \
	char *b, *c, *orig_b; \
	b = orig_b = kstrdup(buf, GFP_KERNEL); \
	for (_act = 0; _act < _num; _act++) { \
		if (!b) \
			break; \
		b = strim(b); \
		c = strsep(&b, " "); \
		if (!strlen(c)) \
			break; \
		_ele[_act] = simple_strtol(c, NULL, 10); \
		if (_ele[_act] < _min || _ele[_act] > _max) \
			break; \
	} \
	if (orig_b) \
		kfree(orig_b); \
}
static ssize_t nvsd_settings_store(struct kobject *kobj,
	struct kobj_attribute *attr, const char *buf, size_t count)
{
	struct device *dev = container_of((kobj->parent), struct device, kobj);
	struct nvhost_device *ndev = to_nvhost_device(dev);
	struct tegra_dc *dc = nvhost_get_drvdata(ndev);
	struct tegra_dc_sd_settings *sd_settings = dc->out->sd_settings;
	ssize_t res = count;
	bool settings_updated = false;

	if(sd_settings) {
		if(IS_NVSD_ATTR(enable)) {
			NVSD_CHECK_AND_UPDATE(0, 1, enable);
		}
		else if(IS_NVSD_ATTR(aggressiveness)) {
			NVSD_CHECK_AND_UPDATE(1, 5, aggressiveness);
		}
		else if(IS_NVSD_ATTR(bin_width)) {
			NVSD_CHECK_AND_UPDATE(0, 8, bin_width);
		}
		else if(IS_NVSD_ATTR(hw_update_delay)) {
			NVSD_CHECK_AND_UPDATE(0, 2, hw_update_delay);
		}
		else if(IS_NVSD_ATTR(use_vid_luma)) {
			NVSD_CHECK_AND_UPDATE(0, 1, use_vid_luma);
		}
		else if(IS_NVSD_ATTR(coeff)) {
			int ele[3], i = 0, num = 3;
			NVSD_GET_MULTI(ele, num, i, 0, 15);
			if (i == num) {
				sd_settings->coeff.r = ele[0];
				sd_settings->coeff.g = ele[1];
				sd_settings->coeff.b = ele[2];
				settings_updated = true;
			}
			else {
				res = -EINVAL;
			}
		}
		else if(IS_NVSD_ATTR(blp_time_constant)) {
			NVSD_CHECK_AND_UPDATE(0, 1024, blp.time_constant);
		}
		else if(IS_NVSD_ATTR(blp_step)) {
			NVSD_CHECK_AND_UPDATE(0, 255, blp.step);
		}
		else if(IS_NVSD_ATTR(fc_time_limit)) {
			NVSD_CHECK_AND_UPDATE(0, 255, fc.time_limit);
		}
		else if(IS_NVSD_ATTR(fc_threshold)) {
			NVSD_CHECK_AND_UPDATE(0, 255, fc.threshold);
		}
		else if(IS_NVSD_ATTR(lut)) {
			int ele[3 * DC_DISP_SD_LUT_NUM * NUM_BIN_WIDTHS];
			int i = 0, j = 0, num = 3 * DC_DISP_SD_LUT_NUM * NUM_BIN_WIDTHS;
			NVSD_GET_MULTI(ele, num, i, 0, 255);
			if (i == num) {
				for (i = 0; i < NUM_BIN_WIDTHS; i++) {
					for (j = 0; j < DC_DISP_SD_LUT_NUM; j++) {
						sd_settings->lut[i][j].r =
								ele[i * NUM_BIN_WIDTHS + j * 3 + 0];
						sd_settings->lut[i][j].g =
								ele[i * NUM_BIN_WIDTHS + j * 3 + 1];
						sd_settings->lut[i][j].b =
								ele[i * NUM_BIN_WIDTHS + j * 3 + 2];
					}
				}
				settings_updated = true;
			}
			else {
				res = -EINVAL;
			}
		}
		else if(IS_NVSD_ATTR(bltf)) {
			int ele[4 * DC_DISP_SD_BL_TF_NUM];
			int i = 0, j = 0, num = 4 * DC_DISP_SD_BL_TF_NUM;
			NVSD_GET_MULTI(ele, num, i, 0, 255);
			if (i == num) {
				for (i = 0; i < NUM_BIN_WIDTHS; i++) {
					for (j = 0; j < DC_DISP_SD_BL_TF_NUM; j++) {
						sd_settings->bltf[i][j][0] =
								ele[i * NUM_BIN_WIDTHS + j * 4 + 0];
						sd_settings->bltf[i][j][1] =
								ele[i * NUM_BIN_WIDTHS + j * 4 + 1];
						sd_settings->bltf[i][j][2] =
								ele[i * NUM_BIN_WIDTHS + j * 4 + 2];
						sd_settings->bltf[i][j][3] =
								ele[i * NUM_BIN_WIDTHS + j * 4 + 3];
					}
				}
				settings_updated = true;
			}
			else {
				res = -EINVAL;
			}
		}
		else {
			res = -EINVAL;
		}

		/* Re-init if our settings were updated. */
		if (settings_updated) {
			nvsd_init(dc, sd_settings);
			/* Update backlight state IFF we're disabling! */
			if (!sd_settings->enable && sd_settings->bl_device) {
				/* Do the actual brightness update outside of the mutex */
				struct platform_device *pdev = sd_settings->bl_device;
				struct backlight_device *bl = platform_get_drvdata(pdev);
				if (bl)
					backlight_update_status(bl);
			}
		}
	}
	else {
		/* This shouldn't be reachable. But just in case... */
		res = -EINVAL;
	}

	return res;
}

#define NVSD_PRINT_REG(__name) { \
	u32 val = tegra_dc_readl(dc, __name); \
	res += snprintf(buf + res, PAGE_SIZE - res, #__name ": 0x%08x\n", val); \
}
#define NVSD_PRINT_REG_ARRAY(__name) { \
	u32 val = 0, i = 0; \
	res += snprintf(buf + res, PAGE_SIZE - res, #__name ":\n"); \
	for (i = 0; i < __name##_NUM; i++) { \
		val = tegra_dc_readl(dc, __name(i)); \
		res += snprintf(buf + res, PAGE_SIZE - res, "  %d: 0x%08x\n", i, val); \
	} \
}
static ssize_t nvsd_registers_show(struct kobject *kobj,
	struct kobj_attribute *attr, char *buf)
{
	struct device *dev = container_of((kobj->parent), struct device, kobj);
	struct nvhost_device *ndev = to_nvhost_device(dev);
	struct tegra_dc *dc = nvhost_get_drvdata(ndev);
	ssize_t res = 0;

	NVSD_PRINT_REG(DC_DISP_SD_CONTROL);
	NVSD_PRINT_REG(DC_DISP_SD_CSC_COEFF);
	NVSD_PRINT_REG_ARRAY(DC_DISP_SD_LUT);
	NVSD_PRINT_REG(DC_DISP_SD_FLICKER_CONTROL);
	NVSD_PRINT_REG(DC_DISP_SD_PIXEL_COUNT);
	NVSD_PRINT_REG_ARRAY(DC_DISP_SD_HISTOGRAM);
	NVSD_PRINT_REG(DC_DISP_SD_BL_PARAMETERS);
	NVSD_PRINT_REG_ARRAY(DC_DISP_SD_BL_TF);
	NVSD_PRINT_REG(DC_DISP_SD_BL_CONTROL);
	NVSD_PRINT_REG(DC_DISP_SD_HW_K_VALUES);
	NVSD_PRINT_REG(DC_DISP_SD_MAN_K_VALUES);

	return res;
}

/* Sysfs initializer */
int nvsd_create_sysfs(struct device *dev)
{
	int retval = 0;

	nvsd_kobj = kobject_create_and_add("smartdimmer", &dev->kobj);
	if (!nvsd_kobj)
		return -ENOMEM;

	retval = sysfs_create_group(nvsd_kobj, &nvsd_attr_group);
	if (retval) {
		kobject_put(nvsd_kobj);
		dev_err(dev, "%s: failed to create attributes\n", __func__);
	}

	return retval;
}

/* Sysfs destructor */
void __devexit nvsd_remove_sysfs(struct device *dev)
{
	if (nvsd_kobj) {
		sysfs_remove_group(nvsd_kobj, &nvsd_attr_group);
		kobject_put(nvsd_kobj);
	}
}