1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
|
/*
* drivers/video/tegra/dc/nvsr.h
*
* Copyright (c) 2014, NVIDIA CORPORATION, All rights reserved.
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#ifndef __DRIVER_VIDEO_TEGRA_DC_NVSR_H__
#define __DRIVER_VIDEO_TEGRA_DC_NVSR_H__
#include <mach/dc.h>
#include "dc_priv.h"
#include "lvds.h"
#include "dp.h"
#include "dsi.h"
struct tegra_dc_nvsr_data {
struct tegra_dc *dc;
struct {
int (*read) (struct tegra_dc_nvsr_data *nvsr,
u32 reg, u32 size, u32 *val);
int (*write) (struct tegra_dc_nvsr_data *nvsr,
u32 reg, u32 size, u64 val);
} reg_ops;
union {
struct tegra_dc_dp_data *dp;
struct tegra_dc_dsi_data *dsi;
struct tegra_dc_lvds_data *lvds;
} out_data;
struct {
u8 sr;
u8 sr_entry_req;
u8 sr_exit_req;
u8 resync;
bool sep_pclk;
/* Maximum DC->SRC pixel clock */
u32 max_pt_pclk;
bool sparse_mode_support;
bool burst_mode_support;
bool buffered_mode_support;
bool is_init;
} cap;
struct {
u16 device_id;
u16 vendor_id;
} src_id;
bool is_init;
bool src_on;
enum {
SR_MODE_SPARSE,
SR_MODE_BUFFERED,
SR_MODE_BURST
} sr_mode;
bool enable;
bool sr_active;
bool idle_active;
bool resync_delay;
u8 resync_method;
bool waiting_on_framelock;
struct completion framelock_comp;
struct clk *out_clk;
struct tegra_dc_out_ops out_ops;
bool is_nvsr_init;
struct tegra_dc_mode pt_timing; /* DC to SRC */
u32 pt_timing_frame_time_us;
struct tegra_dc_mode sr_timing; /* SRC to panel */
u32 sr_timing_frame_time_us;
};
#ifdef CONFIG_TEGRA_NVSR
void tegra_dc_nvsr_irq(struct tegra_dc_nvsr_data *nvsr, unsigned long status);
int nvsr_create_sysfs(struct device *dev);
void nvsr_remove_sysfs(struct device *dev);
#else
static inline void tegra_dc_nvsr_irq(struct tegra_dc_nvsr_data *nvsr, unsigned long status) { }
static inline int nvsr_create_sysfs(struct device *dev) { return -ENOSYS; }
static inline void nvsr_remove_sysfs(struct device *dev) { }
#endif
#endif
|
